Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    0X00000080 Search Results

    0X00000080 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    AT91SAM3U4

    Abstract: at91sam3 1N1308 MAR 735 REGULATOR IC 7912 pin identify AT91SAM3U4E SAM3u1 AT91SAM3U 3961 G.E 0x20180
    Text: Features • Core • • • • • • – ARM Cortex®-M3 revision 2.0 running at up to 96 MHz – Memory Protection Unit MPU – Thumb®-2 instruction set Memories – From 64 to 256 Kbytes embedded Flash, 128-bit wide access, memory accelerator,


    Original
    PDF 128-bit 6430F 21-Feb-12 AT91SAM3U4 at91sam3 1N1308 MAR 735 REGULATOR IC 7912 pin identify AT91SAM3U4E SAM3u1 AT91SAM3U 3961 G.E 0x20180

    Untitled

    Abstract: No abstract text available
    Text: KL24 Sub-Family Reference Manual Supports: MKL24Z32VFM4, MKL24Z64VFM4, MKL24Z32VFT4, MKL24Z64VFT4, MKL24Z32VLH4, MKL24Z64VLH4, MKL24Z32VLK4, and MKL24Z64VLK4 Document Number: KL24P80M48SF0RM Rev. 3, September 2012 KL24 Sub-Family Reference Manual, Rev. 3, September 2012


    Original
    PDF MKL24Z32VFM4, MKL24Z64VFM4, MKL24Z32VFT4, MKL24Z64VFT4, MKL24Z32VLH4, MKL24Z64VLH4, MKL24Z32VLK4, MKL24Z64VLK4 KL24P80M48SF0RM

    0x1000000

    Abstract: RF cmos LNA ATSAM3S8CA-AU CI 4046 RS232 Wireless Bluetooth Transceiver 0x4143 ATSAM3S l 7135 SD812 DSAASSA000857.
    Text: Features • Core • • • • • • • – ARM Cortex®-M3 revision 2.0 running at up to 64 MHz – Memory Protection Unit MPU – Thumb®-2 instruction set Pin-to-pin compatible with AT91SAM7S legacy products (64-pin versions), SAM3S4/2/1 products


    Original
    PDF AT91SAM7S 64-pin 128-bit 1090A 10-Feb-12 0x1000000 RF cmos LNA ATSAM3S8CA-AU CI 4046 RS232 Wireless Bluetooth Transceiver 0x4143 ATSAM3S l 7135 SD812 DSAASSA000857.

    Untitled

    Abstract: No abstract text available
    Text: LogiCORE IP AXI Interconnect v1.06.a DS768 December 18, 2012 Product Specification Introduction LogiCORE IP Facts Table The LogiCORE IP AXI Interconnect core connects one or more AXI memory-mapped master devices to one or more memory-mapped slave devices. The AXI


    Original
    PDF DS768

    PID code for DC Motor control lpc1768

    Abstract: ARM LPC1768 assembly codes LPC1768 21041AA lpc1768 qei encoder language example sch 5127 RBS ericsson software UM10360 LT 5212 lpc23xx
    Text: D D R R A A A A A FT FT FT FT FT D R R A A FT FT FT FT A A R R D D D D R R A FT FT FT A A R R D D D R A F FT FT A A R R D D User manual D Rev. 00.07 — 31 July 2009 R R R LPC17xx User manual D D D UM10360 D FT FT A A R R D D D R A FT D R A Document information


    Original
    PDF LPC17xx UM10360 LPC1768, LPC1766, LPC1765, LPC1764, LPC1758, LPC1756, LPC1754, LPC1752, PID code for DC Motor control lpc1768 ARM LPC1768 assembly codes LPC1768 21041AA lpc1768 qei encoder language example sch 5127 RBS ericsson software UM10360 LT 5212 lpc23xx

    ADS1602

    Abstract: AK4550 AN3067 DAC8830 SC1400
    Text: Document Number: AN3067 Rev. 1, 02/2008 Interfacing the MSC711x TDM to A/D, D/A and Codecs by Barbara Johnson Digital Systems Division Freescale Semiconductor, Inc. Austin, TX The time-division multiplexing TDM interface is a full-duplex serial port that allows MSC711x DSPs to


    Original
    PDF AN3067 MSC711x MSC711X ADS1602 AK4550 AN3067 DAC8830 SC1400

    Sony IMX 183

    Abstract: Sony sony cmos sensor imx 178 Sony imx 214 Sony ImX 252 sony cmos sensor imx 226 Sony IMX 219 CMOS Sony "IMX 219" CMOS sony IMX 322 cmos sony cmos sensor imx 185
    Text: i.MX 6Solo/6DualLite Applications Processor Reference Manual Document Number: IMX6SDLRM Rev. 1, 04/2013 i.MX 6Solo/6DualLite Applications Processor Reference Manual, Rev. 1, 04/2013 2 Freescale Semiconductor, Inc. Contents Section number Title Page Chapter 1


    Original
    PDF

    Untitled

    Abstract: No abstract text available
    Text: K22 Sub-Family Reference Manual Supports: MK22FX512VLK12, MK22FN1M0VLK12 Document Number: K22P80M120SF5RM Rev. 2, May 2013 K22 Sub-Family Reference Manual, Rev. 2, May 2013 2 Freescale Semiconductor, Inc. Contents Section number Title Page Chapter 1 About This Document


    Original
    PDF MK22FX512VLK12, MK22FN1M0VLK12 K22P80M120SF5RM

    ROUND ROBIN ARBITRATION AND FIXED PRIORITY SCHEME

    Abstract: RC334 0X00FF0000
    Text: Software Configuration of PCI Bridge on RC32334 Integrated Processor Notes Technical Note TN-45 By Harpinder Singh Intr Introduction This technical note describes the steps requires to initialize the PCI bridge on the RC32334. Specifically, this includes some example code as to how to initialize the device to support a host mode configuration,


    Original
    PDF RC32334 TN-45 RC32334. 32-bit ROUND ROBIN ARBITRATION AND FIXED PRIORITY SCHEME RC334 0X00FF0000

    TSC 13003

    Abstract: circuit diagrams retu 3.02 transistor EN 13003 A transistor EN 13003 H vid 13003 AMD xp datasheet amd duron 1600 datasheet AMD ATHLON 2400 amd duron 1100 AMD Athlon XP 2000
    Text: AMD Processor Recognition Application Note Publication # 20734 Revision: 3.04 Issue Date: September 2003 2000-2003 Advanced Micro Devices, Inc. All rights reserved. The contents of this document are provided in connection with Advanced Micro Devices, Inc. “AMD” products. AMD makes no representations or warranties with respect to the


    Original
    PDF 0030h 0035h) 0002h, 0003h, 0004h. 0035h. TSC 13003 circuit diagrams retu 3.02 transistor EN 13003 A transistor EN 13003 H vid 13003 AMD xp datasheet amd duron 1600 datasheet AMD ATHLON 2400 amd duron 1100 AMD Athlon XP 2000

    0x00000000-0x00007FF

    Abstract: mb86833 MB86930 0x00000148 sparclite asi bus DRAM controller MB86832
    Text: SPARClite 830 Series Embedded Processor User’s Manual MB86833 OCTOBER 1997, Edition 1.0 FUJITSUMICROELECTRONICS, INC. CONTENTS Chapter 1: Overview of MB86833 1.1 General Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-1


    Original
    PDF MB86833 MB86833 EC-UM-20597-10/97 0x00000000-0x00007FF MB86930 0x00000148 sparclite asi bus DRAM controller MB86832

    0x000001D8

    Abstract: sparclite fujitsu dot matrix printer circuit diagram monitor e74 0x00000128 MB86930 IS 208 MXM pin assignment E5214 e328
    Text: SPARClite 930 Series Embedded Processor User’s Manual MB86936 Addendum JULY 1996, Edition 1.3 FUJITSUMICROELECTRONICS, INC. SPARClite User’s Manual – MB86936 Addendum Overview of the MB86936 1 Caches 2 Bus Interface Unit 3 DRAM Controller 4 DMA Controller


    Original
    PDF MB86936 MB86936 E14-11 0x000001D8 sparclite fujitsu dot matrix printer circuit diagram monitor e74 0x00000128 MB86930 IS 208 MXM pin assignment E5214 e328

    sparclite

    Abstract: MB86930 SPARC 7 ASR16 ASR17 0x0000FF0C ASR311
    Text: SECTION 1 MB86930 Chapter 1: Overview Chapter 2: Programmer’s Model MB86930 - SPARClite User’s Manual CONTENTS SECTION 1 Chapter 1: Section 1: MB86930 Chapter 1: Overview 1.1 General Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-1


    Original
    PDF MB86930 MB86930 sparclite SPARC 7 ASR16 ASR17 0x0000FF0C ASR311

    82599EN

    Abstract: No abstract text available
    Text: Intel 82599 10 GbE Controller Datasheet Networking Division ND PRODUCT FEATURES General                                  Dual port 10 GbE device or Single Port device (82599EN)


    Original
    PDF 82599EN) Ethernet/802 1000BASE-BX 82599EN

    ARM7500FE

    Abstract: arm processor ARM processor pin configuration arm vector table BD 147 0077B BD698
    Text: 1 20 11 Bus Interface This chapter describes the ARM7500FE bus interface. 20.1 Bus Arbitration 20-2 20.2 Bus Cycle Types 20-2 20.3 Video DMA Bandwidth 20-3 20.4 Video DMA Latency 20-4 ARM7500FE Data Sheet ARM DDI 0077B Open Access - Preliminary 20-1 Bus Interface


    Original
    PDF ARM7500FE 0077B arm processor ARM processor pin configuration arm vector table BD 147 0077B BD698

    Diode SY 345

    Abstract: SY 356 SY 345 diode sy 171 sy 164 ADE-602-096B diode sy 185 sy 171 411000 diode sy 164
    Text: Hitachi SuperH RISC engine SH-3/SH-3E/SH3-DSP Programming Manual ADE-602-096B Rev.3.0 9/25/00 Hitachi, Ltd Cautions 1. Hitachi neither warrants nor grants licenses of any rights of Hitachi’s or any third party’s patent, copyright, trademark, or other intellectual property rights for information contained in


    Original
    PDF ADE-602-096B Diode SY 345 SY 356 SY 345 diode sy 171 sy 164 ADE-602-096B diode sy 185 sy 171 411000 diode sy 164

    Au1500

    Abstract: AU1100 pci controller MIPS32 GPIO200 GPIO200ENA AMD AU1000 amd alchemy au1100 BN2845M2.0X6 a/S3C9004/P9004/C9014/Reset Software for Alchemy Au1000 Processor
    Text: PCI Bus Software Support for Alchemy Au1500™ Processor from AMD Application Note Revision: 1.3 Issue Date: August 2002 2002 Advanced Micro Devices, Inc. All rights reserved. The contents of this document are provided in connection with Advanced Micro Devices,


    Original
    PDF Au1500TM Au1500 Au1500TM MIPS32TM Au1500 AU1100 pci controller MIPS32 GPIO200 GPIO200ENA AMD AU1000 amd alchemy au1100 BN2845M2.0X6 a/S3C9004/P9004/C9014/Reset Software for Alchemy Au1000 Processor

    MRC D6 16A

    Abstract: No abstract text available
    Text: Cover Marvell PXA270 Processor Developers Manual Doc. No. MV-S301039-00 , Rev. A April 2009 Marvell. Moving Forward Faster Released PXA270 Processor Developers Manual Document Conventions Note: Provides related information or information of special importance.


    Original
    PDF PXA270 MV-S301039-00 PXA270 MV-S301039-00 MRC D6 16A

    Getting started with LPC288x

    Abstract: LPC288X ARM7 DATASHEET LPC2880 Flasher* 552 ARM7tdmi lpc2000 instruction set ARM 7 NXP LPC IND 153 LPC2888 LPC2000
    Text: AN10548 Getting started with LPC288x Rev. 01 — 8 January 2007 Application note Document information Info Content Keywords LPC2880, LPC2888, Flash, Interrupt handling, Timer, CGU Abstract This application note provides code examples for the various peripherals


    Original
    PDF AN10548 LPC288x LPC2880, LPC2888, LPC288x. LPC288x LPC2000 AN10548_ Getting started with LPC288x ARM7 DATASHEET LPC2880 Flasher* 552 ARM7tdmi lpc2000 instruction set ARM 7 NXP LPC IND 153 LPC2888

    verilog code of prbs pattern generator

    Abstract: dma controller VERILOG LED Dot Matrix vhdl code vhdl code for 16 prbs generator QII53027-10 prbs pattern generator using vhdl free verilog code of prbs pattern generator logic analyzer AR22 PRBS23
    Text: Section IV. System Debugging Tools The Altera Quartus® II design software provides a complete design debugging environment that easily adapts to your specific design requirements. This handbook is arranged in chapters, sections, and volumes that correspond to the major tools


    Original
    PDF

    Atmel sam3x smc sram

    Abstract: No abstract text available
    Text: Features • Core • • • • • • • – ARM Cortex®-M4 with a 2 Kbytes cache running at up to 120 MHz – Memory Protection Unit MPU – DSP Instruction Set – Thumb®-2 instruction set Pin-to-pin compatible with SAM3N, SAM3S products (64- and 100- pin versions) and


    Original
    PDF 64-pin 11100Bâ 31-Jul-12 Atmel sam3x smc sram

    14 pin LCD

    Abstract: AT75C220-DK-SMEC GALVANOMETER DATA SHEET uclinux AT49BV1614 AT75C220 AT75C310 arm7 architecture galvano
    Text: AT75C220-DK-SMEC Development Board . User Guide Table of Contents Section 1 Overview. 1-1


    Original
    PDF AT75C220-DK-SMEC AT75C220-DK-SMEC 11/01/0M 14 pin LCD GALVANOMETER DATA SHEET uclinux AT49BV1614 AT75C220 AT75C310 arm7 architecture galvano

    ARM10TDMI

    Abstract: LOG rx2 1018 ahb fsm minFrameSize-160 0x85000000 S3C2500 book national semiconductor LOG TX2 1044 0xF001000
    Text: 20-S3-C2500-052002 USER'S MANUAL S3C2500 32-Bit RISC Microprocessor Revision 0 S3C2500 Preliminary Spec 1 PRODUCT OVERVIEW PRODUCT OVERVIEW 1.1 OVERVIEW Samsung's S3C2500 16/32-bit RISC microcontroller is a cost-effective, high-performance microcontroller


    Original
    PDF 20-S3-C2500-052002 S3C2500 32-Bit S3C2500 16/32-bit ARM10TDMI LOG rx2 1018 ahb fsm minFrameSize-160 0x85000000 book national semiconductor LOG TX2 1044 0xF001000

    Untitled

    Abstract: No abstract text available
    Text: MB86935 Bus Interface Unit H3.1 Overview of Bus Interface Unit The BIU on the MB86935 includes all the features of the MB86930, and in addition offers the following: • Option to run core at double the frequency of the Bus Interface Unit, • Four-word burst mode for instruction fetches and data loads,


    OCR Scan
    PDF MB86935 MB86930, H3-24 374T75b