10NSTPD Search Results
10NSTPD Datasheets Context Search
Catalog Datasheet | Type | Document Tags | |
---|---|---|---|
Contextual Info: COM’L: -10/12/15/20 IND: -14/18/24 M A C H 2 2 0 -1 0 /1 2 /1 5 /2 0 High-Density EE CMOS Programmable Logic a Advanced Micro Devices DISTINCTIVE CHARACTERISTICS • 68 Pins ■ 48 Outputs ■ 96 Macrocells ■ 96 Flip-flops; 4 clock choices ■ 10nstpD |
OCR Scan |
10nstpD PAL26V12â MACH120 MACH221 MACH220 PAL22V10 0Q37M01 PQR208 208-Pin | |
Contextual Info: a Advanced Micro Devices MACH230-10 High-Density EE CMOS Programmable Logic DISTINCTIVE CHARACTERISTICS • 84 Pins ■ 64 Outputs ■ 128 Macrocells ■ ■ 10nstPD ■ 8 “PAL26V16” blocks with buried macrocells ■ 77 MHz Imax ■ external 128 Flip-flops; 4 clock choices |
OCR Scan |
MACH230-10 10nstPD PAL26V16â MACH435 MACH230 PAL22V10 blMACH230-10 D257SEti 84-Pin | |
palce16V8 programming
Abstract: AMD palce16v8 programming palce16v8h20 PALCE16V8Q-25PC palce16v8 programming guide
|
OCR Scan |
H-10/15/25, Q-15/25 H-20/25 PALCE16V8 20-Pin 20-pln PAL16R8 PAL10H8 palce16V8 programming AMD palce16v8 programming palce16v8h20 PALCE16V8Q-25PC palce16v8 programming guide | |
Contextual Info: PEEL 18CV8 -5/-7/-10/-15/-25 CMOS Programmable Electrically Erasable Logic Device Features • Multiple Speed, Power, Temperature Options — Speeds ranging from 5ns to 25ns — Power as low as 37mA at 25MHz — Commercial and industrial versions available |
OCR Scan |
18CV8 25MHz 20-pin PEEL18CV8P-25 300mil 10nstpd | |
PAL20L8
Abstract: MMI PAL 20R4 mmi pal20l8 PAL20R4 MMI TOP MARKING amd part marking PAL20R6 PAL20L8 mmi AMD PAL20L8 LA4490
|
OCR Scan |
-10/12/15/B/A PAL20R8 24-Pin PAL20L8, PAL20R8, PAL20R6, PAL20R4) PAL20R8-5 PAL20L8 MMI PAL 20R4 mmi pal20l8 PAL20R4 MMI TOP MARKING amd part marking PAL20R6 PAL20L8 mmi AMD PAL20L8 LA4490 | |
philips tea 1090
Abstract: PAL 007 B pal 002 PZ3064 PZ3064-10A44 PZ3064-10BC PZ3064-12A44 PZ3064-12BC PZ3064I12A44 PZ3064I12BC
|
OCR Scan |
PZ3064 50MHz OT382-1 MO-108CC-1 philips tea 1090 PAL 007 B pal 002 PZ3064 PZ3064-10A44 PZ3064-10BC PZ3064-12A44 PZ3064-12BC PZ3064I12A44 PZ3064I12BC | |
tea 1090
Abstract: bo67 philips tea 1090 PAL 007 B pal 002 PZ3064 PZ5064-10A44 PZ5064-10BC PZ5064-7A44 pal 012 a
|
OCR Scan |
PZ5064 50MHz OT382-1 MO-108CC-1 tea 1090 bo67 philips tea 1090 PAL 007 B pal 002 PZ3064 PZ5064-10A44 PZ5064-10BC PZ5064-7A44 pal 012 a | |
Contextual Info: INTEGRATED CIRCUITS m m s ^ e eI It Xiiinx has acquired the entire Philips CoolRunner Low Power CPLD Product Family, For more technical or sales information, please see: www.xilinx.com XCR5128 128 macrocell CPLD Product specification Supersedes data of 1997 Aug 12 |
OCR Scan |
XCR5128 PZ5128 PZ5128 OT322-2 M0112DD1 | |
palce16v8 programming algorithm
Abstract: palce programmer schematic palce programming Guide PAL AM 16v8 AMD palce16v8 programming pal 010a PALCE16V8H-7 PALCE16V8H-15E4 AM 16v8 gal programming algorithm
|
OCR Scan |
H-7/10/15/25, Q-15/25 H-10/15/20/25 PALCE16V8 20-Pin PAL16R8 PAL10H8 12350-024a palce16v8 programming algorithm palce programmer schematic palce programming Guide PAL AM 16v8 AMD palce16v8 programming pal 010a PALCE16V8H-7 PALCE16V8H-15E4 AM 16v8 gal programming algorithm | |
Contextual Info: INTEGRATED CIRCUITS l y i E I TI im m Xiiinsc has acquired the entire Philips CoolRunoer Low Power CPLD Product Family, For more technical or sales information, please see; www.xilinx.com 8 £«& ^ S l 8 ft « »0» X ft » 0« XCR5032C 32 macrocell CPLD with enhanced clocking |
OCR Scan |
XCR5032C l76-1 OT376-1 | |
pal 012 a
Abstract: PAL 012
|
OCR Scan |
PZ3064 MO-108CC-1 T382-1 pal 012 a PAL 012 | |
palce16v8 programming algorithmContextual Info: 5TE D • 02 57 5 2 b 00 32 2 7 1 510 MANDE ADV MICRO PLA/PLE/ARRAYS COM’L: H-7/10/15/25, Q-15/25 -_ MIL: H-10/15/20/25 PALCE16V8 Family AdvS EE CMOS 20-Pin Universal Programmable Array Logic Devices DISTINCTIVE CHARACTERISTICS ■ ■ Pin, function and fuse-map compatible with all |
OCR Scan |
H-7/10/15/25, Q-15/25 H-10/15/20/25 PALCE16V8 20-Pin palce16v8 programming algorithm | |
pal 012 a
Abstract: PAL 012
|
OCR Scan |
XCR3064 XCR3Q84 PZ3064 OT382-1 MO-108CC-1 pal 012 a PAL 012 | |
Contextual Info: INTEGRATED CIRCUITS im m l y i E I TI Xilinx has acquired the entire Philips CooIRunner Low Power CPLD Product Family* For more technical or sales informations piease see: www.xilinx.com XCR5064 64 macrocell CPLD Product specification Supersedes data of 1997 Mar 05 |
OCR Scan |
XCR5064 XCB5064 PZ5064 OT382-1 MO-108CC-1 | |
|
|||
philips tea 1090
Abstract: mc15 PAL 007 B PAL 007 E pal 002 PZ3064 PZ5064-10A44 PZ5064-10BC PZ5064-7A44 PZ5064-7BC
|
OCR Scan |
PZ5064 50MHz OT382-1 MO-108CC-1 philips tea 1090 mc15 PAL 007 B PAL 007 E pal 002 PZ3064 PZ5064-10A44 PZ5064-10BC PZ5064-7A44 PZ5064-7BC | |
5032-7BContextual Info: Philips Sem iconductors Product specification 32 macrocell CPLD PZ5032 FEATURES DESCRIPTION • Industry’s first TotalCMOS PLD - both CM OS design and process technologies The PZ5032 CPLD Com plex Program mable Logic Device is the first in a fam ily of Fast Zero Power (FZP™) CPLDs from Philips |
OCR Scan |
PZ5032 erase/prog5032 TQFP44: OT376-1 5032-7B | |
Contextual Info: INTEGRATED CIRCUITS PZ3032A/PZ3032D 32 macrocell CPLD with enhanced clocking Preliminary specification 1998 Jul 20 IC27 Data Handbook Philips Semiconductors PHILIPS Philips Sem iconductors Prelim inary specification 32 macrocell CPLD with enhanced clocking |
OCR Scan |
PZ3032A/PZ3032D PZ3032A/PZ3032D | |
Power and Industrial SemiconductorsContextual Info: Philips Semiconductors Product specification 64 macrocell CPLD PZ3064 FEATURES DESCRIPTION • Industry’s first TotalCMOS PLD - both CMOS design and process technologies The PZ3064 CPLD Complex Programmable Logic Device is the second in a family of Fast Zero Power (FZP™) CPLDs from Philips |
OCR Scan |
PZ3064 50MHz 19951C 44-pin 68-pin 84-pin 100-pin Power and Industrial Semiconductors | |
1893 Flip-Flop
Abstract: PZ506410A84
|
OCR Scan |
PZ5064 50MHz 19951C 44-pin 68-pin 84-pin 100-pin 1893 Flip-Flop PZ506410A84 | |
signal path designerContextual Info: FINAL COM’L: -10 PALLV16V8-10 Advanced Micro Devices Low-Voltage 20-Pin EE CMOS Universal Programmable Array Logic DISTINCTIVE CHARACTERISTICS • Low-voltage operation, 3.3 V JEDEC compatible ■ Programmable output polarity — Vcc = +3.0 V to +3.6 V ■ Pin and function compatible with all 20-pin |
OCR Scan |
PALLV16V8-10 20-Pin PAL16R8 PAL10H8 signal path designer | |
PAL 007 E
Abstract: PAL 007 c PAL 007 B pal 007 PZ5032-10BC pal 002 PAL 007 A PZ3032 PZ5032 PZ5032-10A44
|
OCR Scan |
PZ5032 50MHz OT376-1 PAL 007 E PAL 007 c PAL 007 B pal 007 PZ5032-10BC pal 002 PAL 007 A PZ3032 PZ5032 PZ5032-10A44 | |
pal 002
Abstract: philips tea 1090 PZ3128 PZ5128 PZ5128-S10A84 PZ5128-S10BB1 PZ5128-S10BP PZ5128-S12A84 PZ5128-S12BB1 PZ5128-S12BP
|
OCR Scan |
OT322-2 M0112DD1 pal 002 philips tea 1090 PZ3128 PZ5128 PZ5128-S10A84 PZ5128-S10BB1 PZ5128-S10BP PZ5128-S12A84 PZ5128-S12BB1 PZ5128-S12BP | |
PAL 007 E
Abstract: PAL 007 B PAL 007 A pal 002 pal 007 PAL 007 c PAL 007 diagrams PZ3032 PZ3032-10A44 PZ3032-12A44
|
OCR Scan |
PZ3032 50MHz OT376-1 PAL 007 E PAL 007 B PAL 007 A pal 002 pal 007 PAL 007 c PAL 007 diagrams PZ3032 PZ3032-10A44 PZ3032-12A44 | |
Contextual Info: INTEGRATED CIRCUITS m m s ^ e eI It Xilinx has acquired the entire Philips CoolRunrter Low Power CPLD Product Family, For more technical or sales informatiorij please see: www.xilinx.com XCR3032C 32 macrocell CPLD with enhanced clocking Product specification |
OCR Scan |
XCR3032C OT376-1 |