133266 Search Results

SERVICE MANUAL tv TCL

Abstract: tcl tv 21 schematic diagram tcl tv 21" schematic diagram TV TCL Schematic schematic diagram TCL 29 tv CXT8192 CS61535A CS61535A-IL1 CS61535A-IP1 HP3785A
Contextual Info: CS61535A T1/E1 Line Interface Features General Description • The CS61535A combines the complete analog transmit and receive line interface for T1 or E1 applications in a low power, 28-pin device operating from a +5V supply. Provides Analog PCM Line Interface

CXT8192

Abstract: dpm 128 CS61574-IP1 600B 600C CS61574 CS61577 LEN210 TI-102 cs61574-il
Contextual Info: wm CS61574 JM Semiconductor Corporation T1/E1 Line Interface Features General Description • Provides Analog Transmission Line Interface for T1 and E1 Applications The CS61574 combines the complete analog transmit and receive line interface for T1 or E1 applications in a

quartz delay line

Abstract: CXT8192 600B 600C CS6158A CS6158A-IL1 CS6158A-IP1 S553-0013-06 Design -5V dc power supply using center-tapped transformer cs615b
Contextual Info: CS6158A A Cirrus Logic Company T1/E1 Line Interface Features General Description The CS6158A combines the complete analog transmit and receive line interface for T1 or E1 applications in a low power, 28-pin device operating from a +5V supply. The receiver uses a digital Delay-Locked-Loop which is

CON12

Abstract: kx-7 26 SO-64 CS61582 CS61582-IQ5 CS61584 12.352 cts
Contextual Info: CS61582 A Cirrus Logic Company D ual T1/E1 Line Interface Features General Description • The CS61582 is a dual line interface optimized for highly-integrated T1/E1 asynchronous or synchronous multiplexer applications such as SONET and SDH. Each channel features individual control and status

IR DATABOOK SCR

Abstract: cmos logic databook BTS 8800 COMCLOK 13.56 CON12 line output transformer for television Transformer te-e TTL databook TTL databook application CS61584A
Contextual Info: CS61584A Product Databook =CIRRUS LOGIC FEATURES • Dual T1/E1 Line Interface ■ 3.3 Volt and 5 Volt Versions D ual T1/E1 Line In terface ■ Crystalless Jitter Attenuator Meets European CTR 12 and ETSI ETS 300 011 Specifications ■ Matched Impedance Transmit Drivers

Midcom CR 0090

Contextual Info: D A TA S H E E T JUNE 1999 LXT359 Revision 2.1 Integrated T1 LH /SH Transceiver for D S1/DSX-1/CSU o r NTU /ISD N P R I Applications General Description Features The LXT359 is a T1 Primary rate, combination transceiver for T1 long and short-haul applications. It operates over 22

Contextual Info: XRT83L30 SINGLE-CHANNEL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR JUNE 2004 REV. 1.0.0 GENERAL DESCRIPTION The XRT83L30 is a fully integrated single-channel long-haul and short-haul line interface unit for T1 1.544Mbps 100Ω, E1(2.048Mbps) 75Ω or 120Ω

Intel 8081

Contextual Info: áç XRT82L34 PRELIMINARY QUAD T1/E1/J1 LINE TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR DECEMBER 2000 REV. P1.0.5 GENERAL DESCRIPTION The XRT82L34 is a fully integrated Quad four channels short-haul line interface unit for T1(1.544Mbps) 100Ω and E1(2.048Mbps) 75Ω or 120Ω applications.

Contextual Info: XR-T5684 January 1995-2 Low Power T1 Analog Interface GENERAL DESCRIPTION PIN ASSIGNMENT T h e X R -T 5 6 8 4 is a fu lly in te g ra te d PCM lin e transceiver intended for DSX-1 digital cross-connect applications. It combines both transmit and receive circuitry in a 28 pin PLCC or PDIP package. The

Contextual Info: CS61535A Semiconductor Corporation PCM Line Interface Features General Description • Provides Analog PCM Line Interface for T1 and PCM-30 Applications The CS61535 and CS61535A combine the analog transmit and receive line interface functions for a T1/PCM-30 interface in a single 28-pin device. The line

Contextual Info: CS61582 A Cirrus Logic Company Dual T1/E1 Line Interface Features General Description CS61582 is a dual line interface optimized for Dual T1/E1 Line Interface Optimized for The highly-integrated T1/E1 asynchronous or synchronous Mutiplexer Applications multiplexer applications such as SONET and SDH.

Contextual Info: DUAL CHANNEL T1/E1/J1 LONG HAUL/ SHORT HAUL LINE INTERFACE UNIT IDT82V2082 FEATURES: • • • • • • • - Dual channel T1/E1/J1 long haul/short haul line interfaces Supports HPS Hitless Protection Switching for 1+1 protection without external relays

MT9076

Abstract: 7ga6
Contextual Info: MT9076 T1/E1/J1 3.3V Single Chip Transceiver Preliminary Information Features • The MT9076 is a highly featured single chip solution for terminating T1/E1/J1 trunks. It contains a longhaul LIU, an advanced framer, a high performance PLL, and 3 HDLCs. In T1 mode, the MT9076 supports D4, ESF and

T1C12

Abstract: 67115100 Midcom 671-5832 0553-5006-IC 671-5832 600B 600C CS6152 CS6152A-IP CS6152-IL
Contextual Info: æ m * ê^ m m ^ m m m ^ m m m m m m jh t CS6152 Semiconductor Corporation Low Power T1 Analog Interface Features General Description • Provides A nalo g T1 Line Interface • Low P o w er Consum ption norm ally 180 m W • E X P E R T P u ls e P rogram m able

CS61534

Abstract: CS2180 CS2180A 67115100 CXT8192 processor cross reference 0553-5006-IC dsxl CS61534-ID CS61534-ID1
Contextual Info: C S 6 1 5 3 4 S em iconductor Corporation PCM Line Interface Features General Description • Provides Analog PCM Line Interface for T1 and 2.048 MHz Applications The CS61534 combines the analog transmit and receive line interface functions for a PCM system inter­

68HC11

Abstract: NC11 NC12 XRT83L38 XRT83L38IB B8ZS* encoding
Contextual Info: XRT83L38 OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR JUNE 2007 REV. 1.0.2 GENERAL DESCRIPTION The XRT83L38 is a fully integrated Octal eight channel long-haul and short-haul line interface unit for T1 (1.544Mbps) 100Ω, E1 (2.048Mbps) 75Ω or

dmo 365 r

Abstract: B4S2 XRT83L30 XRT83L30IV 75E11
Contextual Info: XRT83L30 SINGLE-CHANNEL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR JUNE 2006 REV. 1.0.1 GENERAL DESCRIPTION The XRT83L30 is a fully integrated single-channel long-haul and short-haul line interface unit for T1 1.544Mbps 100Ω, E1(2.048Mbps) 75Ω or 120Ω

LXT331PE

Abstract: 10BQ060 LXT331 LXT331PH LXT331QE
Contextual Info: LXT331 Dual T1/E1 Line Interface Unit Datasheet The LXT331 is a Dual Line Interface Unit DLIU optimized for North America 1.544 Mbps (T1) and international 2.048 Mbps (E1/CEPT) applications. It features a constant low output impedance transmitter for high return loss. Transmit pulse shape is selectable for various line

CXT8192

Abstract: tcl tv 21 schematic diagram 600B CS61305A CS61305A-IL1 CS61305A-IP1 CS62180B LXT305A
Contextual Info: CS61305A T1/E1 Line Interface Features General Description • The CS61305A combines the complete analog transmit and receive line interface for T1 or E1 applications in a low power, 28-pin device operating from a +5V supply. The CS61305A is a pin-compatible replacement for the

dmo 265

Abstract: T83L34
Contextual Info: XRT83L34 QUAD T1/E1/J1 LH/SH LIU WITH CLOCK RECOVERY AND JITTER ATTENUATOR SEPTEMBER 2007 REV. 1.0.2 GENERAL DESCRIPTION The XRT83L34 is a fully integrated Quad four channel long-haul and short-haul line interface unit for T1 (1.544Mbps) 100Ω, E1 (2.048Mbps) 75Ω or

jis z 0237

Abstract: transformer less power supply 12 volt 3A cs615j
Contextual Info: CS6158A A Cirrus Logic Company T1/E1 Line Interface Features • Provides Analog Transmission Line Interface for T1 and E1 Applications • Provides Line Driver, and Clock and Data Recovery Functions • Internal Generation of Transmitted Pulse Width and Pulse Shape

RI00P

Contextual Info: CS61582 ACfrrus Logic Company Dual T1/E1 Line Interface Features General Description • Dual T1/E1 Line Interface Optimized for Mutiplexer Applications The CS61582 is a dual line interface optimized for highly-integrated T1/E1 asynchronous or synchronous

Contextual Info: CS6158A A Cirrus Logic Company T1/E1 Line Interface Features • Provides Analog Transmission Line Interface for T 1 and E1 Applications • Provides Line Driver, and Clock and Data Recovery Functions • Internal Generation of Transmitted Pulse Width and Pulse Shape

102KZ

Abstract: PE65387
Contextual Info: S e m ic o n d u c to r C o rp o ra tio n CS6158A Rev H Process Change Notification Date: August 31, 1993 Rev H of the CS6158A is a three-layer, yield-enhancement revision of the mask set that made no changes to form , fit or function. Repeated below are long-standing corrections to the CS6158A data sheet. There were no design changes