O16N
Abstract: I22P I29N O09P O26P O27P O16P O25P O31P I28P
Text: a 34 ؋ 34, 3.2 Gbps Asynchronous Digital Crosspoint Switch AD8152 FEATURES Low Cost Low Power 2.0 W @ 2.5 V Outputs Enabled <100 mW @ 2.5 V (Outputs Disabled) 34 ؋ 34, Fully Differential, Nonblocking Array 3.2 Gbps per Port NRZ Data Rate Wide Power Supply Range: 2.5 V to 3.3 V
|
Original
|
PDF
|
AD8152
256-Ball
OC-48
MO-192-BAL-2
1/03--Data
C02984
O16N
I22P
I29N
O09P
O26P
O27P
O16P
O25P
O31P
I28P
|
Using the TMS320C674x BootLoader
Abstract: No abstract text available
Text: TMS320C6743 SPRS565B – APRIL 2009 – REVISED JUNE 2011 www.ti.com TMS320C6743 Fixed/Floating-Point Digital Signal Processor Check for Samples: TMS320C6743 1 TMS320C6743 Fixed/Floating-Point Digital Signal Processor 1.1 Features 12 • Highlights – Up to 375-MHz FIxed/Floating-Point VLIW
|
Original
|
PDF
|
TMS320C6743
SPRS565B
TMS320C6743
32-Bit
16-Bit
Using the TMS320C674x BootLoader
|
gsm modem with arm
Abstract: arm gsm gsm signal amplifier GSM Viterbi GMSK modulator gsm modem interfacing with arm 7 processor GSM Modem USB TIA AGC application note PCI3700 analog encoder
Text: CDMA GSM TDMA UMTS CDMA GSM TDMA UMTS CDMA GSM TDMA UMTS PCI3700 TIA /EIA -136/GSM PCI3700 TIA/EIA-136/GSM Integrated Baseband Processor GSM GENERAL FEATURES Complete GSM Series 4, 5, and 11.10 specification compatibility Supports up to 14.4 kbps circuit-switched data services
|
Original
|
PDF
|
PCI3700
-136/GSM
PCI3700
TIA/EIA-136/GSM
TIA/EIA-136
TIA/EIA-136-270
TIA/EIA-136-310,
256-ball
gsm modem with arm
arm gsm
gsm signal amplifier
GSM Viterbi
GMSK modulator
gsm modem interfacing with arm 7 processor
GSM Modem USB
TIA AGC application note
analog encoder
|
4032V
Abstract: DS1017 LC4032V-10TN48I 4512c application LC4256V-75TN176C marking 17Z 4000B AEC-Q100 DS1020 22z2
Text: ispMACH 4000V/B/C/Z Family 3.3V/2.5V/1.8V In-System Programmable SuperFAST TM High Density PLDs Coolest Power May 2009 C Features Data Sheet DS1020 TM • Broad Device Offering • Multiple temperature range support – Commercial: 0 to 90°C junction Tj
|
Original
|
PDF
|
000V/B/C/Z
DS1020
AEC-Q100
000V/Z
400MHz
nonAEC-Q100
256-ftBGA
4A-07.
4000Z
000V/B/C
4032V
DS1017
LC4032V-10TN48I
4512c application
LC4256V-75TN176C
marking 17Z
4000B
DS1020
22z2
|
XC3S700A
Abstract: xc3s200aft256 XC3S400AFT256 XC3S50A L01P L02P FG320 UG331 L05P xc3s400a ftg256
Text: Spartan-3A FPGA Family: Data Sheet R DS529 July 10, 2007 Product Specification Module 1: Introduction and Ordering Information - DS529-1 v1.4.1 July 10, 2007 • • • • • • • Introduction Features Architectural and Configuration Overview General I/O Capabilities
|
Original
|
PDF
|
DS529
DS529-1
DS529-2
DS529-3
XC3S50A
XC3S200A
FT256
DS529-4
XC3S700A
xc3s200aft256
XC3S400AFT256
L01P
L02P
FG320
UG331
L05P
xc3s400a ftg256
|
GC1115
Abstract: No abstract text available
Text: GC1115 www.ti.com SLWS144 – FEBRUARY 2005 Crest Factor Reduction Processor FEATURES APPLICATIONS • • • • • • • • • • • • • • Significantly Reduces Signal Peaks to ≥ 6 dB PAR One 20-MHz or 2 Independent 10-MHz Channels Programmable Output PAR Down to 6 dB
|
Original
|
PDF
|
GC1115
SLWS144
20-MHz
10-MHz
cdma2000
S0010
256-ball
cdma2000)
DAC5687
GC111ifiers
GC1115
|
Untitled
Abstract: No abstract text available
Text: TMS320C6727, TMS320C6726, TMS320C6722 Floating-Point Digital Signal Processors www.ti.com SPRS268B – MAY 2005 – REVISED AUGUST 2005 TMS320C6727, TMS320C6726, TMS320C6722 DSPs 1.1 • • • • • • • Features C672x: 32-/64-Bit 300-MHz Floating-Point DSPs
|
Original
|
PDF
|
TMS320C6727,
TMS320C6726,
TMS320C6722
SPRS268B
32-Bit-Wide
|
C28346
Abstract: XRSIO 0x6b80 Running an Application from Internal Flash Memory on the TMS320F28xxx DSP
Text: TMS320C28346, TMS320C28345, TMS320C28344 TMS320C28343, TMS320C28342, TMS320C28341 Delfino Microcontrollers Data Manual PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not
|
Original
|
PDF
|
TMS320C28346,
TMS320C28345,
TMS320C28344
TMS320C28343,
TMS320C28342,
TMS320C28341
SPRS516A
C28346
XRSIO
0x6b80
Running an Application from Internal Flash Memory on the TMS320F28xxx DSP
|
zkb 461
Abstract: ZKB 472 HC 4050 N
Text: OMAP-L137 Low-Power Applications Processor www.ti.com SPRS563B – SEPTEMBER 2008 – REVISED DECEMBER 2008 1 OMAP-L137 Low-Power Applications Processor • • • • • • • • • Applications – Industrial Control – USB, Networking – High-Speed Encoding
|
Original
|
PDF
|
OMAP-L137
SPRS563B
300-MHz
ARM926EJ-STM
C674x
ARM926EJ-S
32-Bit
16-Bit
zkb 461
ZKB 472
HC 4050 N
|
D15-D16
Abstract: EP7311M-IBZ
Text: EP7311 Data Sheet FEATURES High-performance, Low-power, System-on-chip with SDRAM & Enhanced Digital Audio Interface ARM720T Processor — ARM7TDMI CPU — 8 KB of four-way set-associative cache — MMU with 64-entry TLB — Thumb code support enabled Ultra low power
|
Original
|
PDF
|
EP7311
ARM720T
64-entry
32-bit
128-bit
DS506F2
D15-D16
EP7311M-IBZ
|
ups online
Abstract: No abstract text available
Text: TMS320C28346, TMS320C28345, TMS320C28344 TMS320C28343, TMS320C28342, TMS320C28341 Delfino Microcontrollers Data Manual PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not
|
Original
|
PDF
|
TMS320C28346,
TMS320C28345,
TMS320C28344
TMS320C28343,
TMS320C28342,
TMS320C28341
SPRS516C
ups online
|
MachXO sysIO Usage Guide
Abstract: LCMXO256C-4M100C LCMXO2280 lcmxo640c-3tn100i LCMXO640C-3FT256C LCMXO1200 LCMXO256 LCMXO2280E-4M132I LVCMOS15 LVCMOS25
Text: MachXO Family Data Sheet Version 02.3_4W February 2007 MachXO Family Data Sheet Introduction April 2006 Data Sheet • Flexible I/O Buffer Features • Programmable sysIO buffer supports wide range of interfaces: − LVCMOS 3.3/2.5/1.8/1.5/1.2 − LVTTL
|
Original
|
PDF
|
TN1086)
TN1087)
TN1097)
MachXO sysIO Usage Guide
LCMXO256C-4M100C
LCMXO2280
lcmxo640c-3tn100i
LCMXO640C-3FT256C
LCMXO1200
LCMXO256
LCMXO2280E-4M132I
LVCMOS15
LVCMOS25
|
GC1115
Abstract: No abstract text available
Text: GC1115 www.ti.com SLWS144 – FEBRUARY 2005 Crest Factor Reduction Processor FEATURES APPLICATIONS • • • • • • • • • • • • • • Significantly Reduces Signal Peaks to ≥ 6 dB PAR One 20-MHz or 2 Independent 10-MHz Channels Programmable Output PAR Down to 6 dB
|
Original
|
PDF
|
GC1115
SLWS144
20-MHz
10-MHz
cdma2000
S0010
256-ball
cdma2000)
DAC5687
GC1115
|
Untitled
Abstract: No abstract text available
Text: iCE40 LP/HX Family Data Sheet DS1040 Version 02.9, April 2014 iCE40 LP/HX Family Data Sheet Introduction February 2014 Data Sheet DS1040 Features Flexible Logic Architecture – Schmitt trigger inputs, to 200 mV typical hysteresis • Programmable pull-up mode
|
Original
|
PDF
|
iCE40â
DS1040
iCE40
DS1040
LP384
|
|
|
MPC5668G
Abstract: MPC5668x SPC5668 emios MPC5668 eMIOS200
Text: Document Number: MPC5668X Rev. 3, 9/2009 MPC5668x MPC5668x Microcontroller Data Sheet MPC5668x features: • 32-bit CPU core complex e200z650 – Compliant with Power Architecture embedded category – 32 KB unified cache with line locking and eight-entry
|
Original
|
PDF
|
MPC5668X
MPC5668x
32-bit
e200z650)
e200z0)
MPC5668G)
MPC5668E)
MPC5668G
SPC5668
emios
MPC5668
eMIOS200
|
Flash cross reference
Abstract: No abstract text available
Text: TMS320C6727B, TMS320C6726B, TMS320C6722B, TMS320C6720 Floating-Point Digital Signal Processors www.ti.com SPRS370E – SEPTEMBER 2006 – REVISED JULY 2008 1 TMS320C6727B, TMS320C6726B, TMS320C6722B, TMS320C6720 DSPs 1.1 Features • • • • • • C672x: 32-/64-Bit 350-MHz Floating-Point DSPs
|
Original
|
PDF
|
TMS320C6727B,
TMS320C6726B,
TMS320C6722B,
TMS320C6720
SPRS370E
C672x:
Flash cross reference
|
0x63FF
Abstract: SCR drive unit manual operation TMS320C6745CPTPA3
Text: TMS320C6745,TMS320C6747 www.ti.com SPRS377D – SEPTEMBER 2008 – REVISED AUGUST 2010 TMS320C6745,TMS320C6747 Fixed/Floating-point Digital Signal Processor Check for Samples: TMS320C6745,TMS320C6747 1 TMS320C6745/6747 Fixed/Floating-point Digital Signal Processor
|
Original
|
PDF
|
TMS320C6745
TMS320C6747
SPRS377D
TMS320C6747
TMS320C6745/6747
TMS320C674x
32-/40-Bit)
0x63FF
SCR drive unit manual operation
TMS320C6745CPTPA3
|
audio spectrum analyzer led display
Abstract: EP7209 ARM720T CL-PS6700 CS43L41 CS53L32 matrix keyboard usb encoder mp3 player one chip Cirrus ,ARM720T core digital audio player
Text: EP7209 EP7209 Product Bulletin FEATURES • Audio decoder system-on-chip Ultra-Low-Power Audio Decoder System-on-Chip — Allows for support of multiple audio decompression algorithms — Supports MPEG 1, 2, & 2.5 layer 3 audio decoding, including ISO compliant MPEG 1 & 2 layer 3 support for
|
Original
|
PDF
|
EP7209
EP7209
DS453PP2
CS43L41
CS53L32
EP7209-Based
audio spectrum analyzer led display
ARM720T
CL-PS6700
CS53L32
matrix keyboard usb encoder
mp3 player one chip
Cirrus ,ARM720T core
digital audio player
|
transistor SMD BR21
Abstract: SMD Transistor W08 adsp-21369ksz smd w04 74 smd code t04 smd code W06 transistor SMD W06 sMD .v05 smd transistor w04 SMD Transistors w06 56
Text: a SHARC Processors ADSP-21367/ADSP-21368/ADSP-21369 SUMMARY Code compatible with all other members of the SHARC family The ADSP-21367/ADSP-21368/ADSP-21369 are available with a 333 MHz core instruction rate with unique audiocentric peripherals such as the digital audio interface, S/PDIF
|
Original
|
PDF
|
ADSP-21367/ADSP-21368/ADSP-21369
ADSP-21367/ADSP-21368/ADSP-21369
32-bit/40-bit
ADSP-21369KSZ-1A2
ADSP-21368BBP-2A
256-Ball
BP-256
D05267-0-8/06
transistor SMD BR21
SMD Transistor W08
adsp-21369ksz
smd w04 74
smd code t04
smd code W06
transistor SMD W06
sMD .v05
smd transistor w04
SMD Transistors w06 56
|
lfxp2-40e
Abstract: LVCMOS25 LD48 LFXP2-17E-5FTN256C HB1004 ispLEVER project Navigator route place LFXP2-5E-5QN IPUG35 LFXP2-8E
Text: LatticeXP2 Family Handbook HB1004 Version 02.9, May 2011 LatticeXP2 Family Handbook Table of Contents May 2011 Section I. LatticeXP2 Family Data Sheet Introduction Features . 1-1
|
Original
|
PDF
|
HB1004
TN1144
TN1220.
TN1143
lfxp2-40e
LVCMOS25
LD48
LFXP2-17E-5FTN256C
ispLEVER project Navigator route place
LFXP2-5E-5QN
IPUG35
LFXP2-8E
|
XAPP393
Abstract: DS090 VQ100 XC2C128 XC2C256 XC2C32 XC2C384 XC2C64 interfacing 8051 XC9500 cpld pins table
Text: R CoolRunner-II CPLD Family DS090 v1.7 October 2, 2003 Preliminary Product Specification Features • • • • Optimized for 1.8V systems - Industry’s fastest low power CPLD - Static Icc of less than 100 microamps at all times - Densities from 32 to 512 macrocells
|
Original
|
PDF
|
DS090
IEEE1149
f/wp170
XAPP393
DS090
VQ100
XC2C128
XC2C256
XC2C32
XC2C384
XC2C64
interfacing 8051 XC9500
cpld pins table
|
232cbe
Abstract: WJ-A35 GT-64010A R5000 GT64010
Text: Galileo Technology TM System Controller with GT-64010A Preliminary PCI Interface for R4XXX/ Revision 1.1 December 1996 R5000 Family CPUs NOTE: Always contact Galileo Technology for possible updates before starting a design. FEATURES • Integrated system controller with PCI bus interface for
|
Original
|
PDF
|
GT-64010A
R5000
R4600/4650/4700/R5000
50MHz
64-bit
256KB
512KB
GT-64012
R4600/R4700)
512MB
232cbe
WJ-A35
GT-64010A
GT64010
|
CY37384
Abstract: CY37384V
Text: PRELIMINARY CY37384 UltraLogic 384-Macrocell ISR™ CPLD — tS = 5.5 ns Features • 384 macrocells in 24 logic blocks • In-System Reprogrammable™ ISR™ — JTAG-compliant on-board programming • • • • • • • • • • — Design changes don’t cause pinout changes
|
Original
|
PDF
|
CY37384
384-Macrocell
CY37384
CY37384V
|
CY37384
Abstract: CY37384V L0651
Text: = j— PRELIMINARY T. # CY37384V UltraLogic 3.3V 384-Macrocell ISR™ CPLD Fully Routable with 100% Logic Utilization Features — JTAG-compliant on-board programming The CY37384V is designed with a robust routing architecture which allows utilization of the entire device with a fixed pinout.
|
OCR Scan
|
PDF
|
CY37384V
384-Macrocell
CY37384
CY37384V
L0651
|