Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    32MX8BANK Search Results

    32MX8BANK Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    Untitled

    Abstract: No abstract text available
    Text: 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 EM47EM3288SBA Revision History Revision 0.1 May. 2012 -First release. Revision 0.2 (Feb. 2013) -Update ZQ pins description. May. 2012 1/38 www.eorex.com 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 EM47EM3288SBA 8Gb (32Mx8Bank×32) Double DATA RATE 3 Stack SDRAM


    Original
    PDF EM47EM3288SBA 136Ball-FBGA

    Untitled

    Abstract: No abstract text available
    Text: EM47EM0888SBA Revision History Revision 0.1 Oct. 2011 -First release. Revision 0.2 (Apr. 2012) - Update package dimension to 8 x 10.5 mm2. Revision 0.3 (Sep. 2013) - Add package dimension 7.5 x 10.6 mm2. Revision 0.4 (Mar. 2014) - Add DDR3 speed 1866. Revision 0.5 (Jul. 2014)


    Original
    PDF EM47EM0888SBA 78Ball-FBGA

    EM47EM1688SBC

    Abstract: No abstract text available
    Text: EM47EM1688SBC Revision History Revision 0.1 Oct. 2014 -First release. Oct. 2014 1/37 www.eorex.com EM47EM1688SBC 4Gb (32Mx8Bank×16) Double DATA RATE 3 SDRAM Features Description • JEDEC Standard VDD/VDDQ = 1.5V±0.075V. • All inputs and outputs are compatible with SSTL_15


    Original
    PDF EM47EM1688SBC 96Ball-FBGA EM47EM1688SBC

    Untitled

    Abstract: No abstract text available
    Text: EM47EM1688SBB Revision History Revision 0.1 Mar. 2012 -First release. Revision 0.2 (Oct. 2013) -Add package size. Oct. 2013 1/39 www.eorex.com EM47EM1688SBB 4Gb (32Mx8Bank×16) Double DATA RATE 3 SDRAM Features Description • JEDEC Standard VDD/VDDQ = 1.5V±0.075V.


    Original
    PDF EM47EM1688SBB 96Ball-FBGA

    Untitled

    Abstract: No abstract text available
    Text: EM47EM1688SBA Revision History Revision 0.1 Mar. 2012 -First release. Mar. 2012 1/37 www.eorex.com EM47EM1688SBA 4Gb (32Mx8Bank×16) Double DATA RATE 3 SDRAM Features Description • JEDEC Standard VDD/VDDQ = 1.5V 0.075V. • All inputs and outputs are compatible with SSTL_15


    Original
    PDF EM47EM1688SBA 96Ball-FBGA

    Untitled

    Abstract: No abstract text available
    Text: EM47EM0888SBA Revision History Revision 0.1 Oct. 2011 -First release. Revision 0.2 (Apr. 2012) - Package dimension change – delete 9 x 10.5 mm2, add 8 x 10.5 mm2. Apr. 2012 1/39 www.eorex.com EM47EM0888SBA 2Gb (32Mx8Bank×8) Double DATA RATE 3 SDRAM Features


    Original
    PDF EM47EM0888SBA 78Ball-FBGA

    EM47FM1688MCA

    Abstract: No abstract text available
    Text: EM47FM1688MCA/SCA 8Gb 32Mx8Bank×16×2Rank Double DATA RATE 3 SDRAM Features Description • Use Two 256M x 16 dies stack to 256M x 16 x 2R DDP. • VDD/VDDQ = 1.35V -0.065/+0.1V • Backward compatible to VDD/ VDDQ = 1.5V ±0.075V. • All inputs and outputs are compatible with SSTL_15


    Original
    PDF EM47FM1688MCA/SCA 96Ball-FBGA EM47FM1688MCA

    EM47EM1688MBB

    Abstract: No abstract text available
    Text: EM47EM1688MBB Revision History Revision 0.1 Oct. 2013 -First release. Oct. 2013 1/38 www.eorex.com EM47EM1688MBB 4Gb (32Mx8Bank×16) Double DATA RATE 3 SDRAM Features Description • JEDEC Standard VDD/VDDQ = 1.35V-0.065/+0.1V • Backward compatible to VDD/ VDDQ = 1.5V ±0.075V.


    Original
    PDF EM47EM1688MBB 96Ball-FBGA 9x13mm) EM47EM1688MBB

    EM47EM3288SBA

    Abstract: No abstract text available
    Text: EM47EM3288SBA Revision History Revision 0.1 May. 2012 -First release. Revision 0.2 (Feb. 2013) -Update ZQ pins description. Revision 0.3 (Apr. 2014) -Update tFAW. Apr. 2014 1/39 www.eorex.com EM47EM3288SBA 8Gb (32Mx8Bank×32) Double DATA RATE 3 Stack SDRAM


    Original
    PDF EM47EM3288SBA 12x14x1 136Ball-FBGA 5x14x1 EM47EM3288SBA

    EM47EM3288MBA

    Abstract: No abstract text available
    Text: EM47EM3288MBA 8Gb 32Mx8Bank×32 Double DATA RATE 3 Stack SDRAM Features Description • VDD/VDDQ = 1.35V -0.065/+0.1V. • Backward compatible to VDD = VDDQ = 1.5V ±0.075V.Supports DDR3L devices to be backward compatible in 1.5V applications. • Fully differential clock inputs (CK, /CK) operation.


    Original
    PDF EM47EM3288MBA 136Ball-FBGA EM47EM3288MBA

    FBGA78

    Abstract: 78 ball fbga EM47EM0888SBA-150E
    Text: EM47EM0888SBA Revision History Revision 0.1 Oct. 2011 -First release. Oct. 2011 1/39 www.eorex.com EM47EM0888SBA 2Gb (32Mx8Bank×8) Double DATA RATE 3 SDRAM Features Description • JEDEC Standard VDD/VDDQ = 1.5V±0.075V. • All inputs and outputs are compatible with SSTL_15


    Original
    PDF EM47EM0888SBA 78Ball-FBGA FBGA78 78 ball fbga EM47EM0888SBA-150E

    EM47EM1688SBA

    Abstract: No abstract text available
    Text: EM47EM1688SBA Revision History Revision 0.1 Mar. 2012 -First release. Mar. 2012 1/37 www.eorex.com EM47EM1688SBA 4Gb (32Mx8Bank×16) Double DATA RATE 3 SDRAM Features Description • JEDEC Standard VDD/VDDQ = 1.5V±0.075V. • All inputs and outputs are compatible with SSTL_15


    Original
    PDF EM47EM1688SBA 96Ball-FBGA EM47EM1688SBA