Untitled
Abstract: No abstract text available
Text: INTEGRATE» DEVICE bbE D • 4BES771 □ □ 1 2 M cn CMOS SyncFIFO 64x8, 256x8,512x8, 1024 x 8, 2048 x 8 and 4096 x 8 715 « I D T IDT72420 IDT72200 IDT72210 IDT72220 IDT72230 IDT72240 FEATURES: DESCRIPTION: • • • • • • • • • T he ID T 7 2 4 2 0 /7 2 2 0 0 /7 2 2 1 0 /7 2 2 2 0 /7 2 2 3 0 /7 2 2 4 0
|
OCR Scan
|
PDF
|
4BES771
256x8
512x8,
IDT72420
IDT72200
IDT72210
IDT72220
IDT72230
IDT72240
IDT72420/72200/72210/72220/72230/72240
|
IDT7MPV6202
Abstract: cs 6202 IDT7MPV6207 7MPV6274 49/IDT7MPV6207
Text: Integrated Device Technology, Inc. 256KB AND 512KB SECONDARY CACHE MODULES FOR THE INTEL PENTIUM CPU AND INTEL 82430 FAMILY CORE LOGIC PCISETS PRELIMINARY IDT7MPV6202/03 IDT7M PV6206/07 IDT7 M PV6273/74 IDT7MPV6275/76 FEATURES DESCRIPTION • For Intel Pentium CPU-based systems using the Intel
|
OCR Scan
|
PDF
|
256KB
512KB
IDT7MPV6202/03
PV6206/07
PV6273/74
IDT7MPV6275/76
ELP2X80SC
V6273/74/75/7AL
7MPV6202
7MPV6203
IDT7MPV6202
cs 6202
IDT7MPV6207
7MPV6274
49/IDT7MPV6207
|
arbiter decoder -1996
Abstract: No abstract text available
Text: IDT79R3051/79R3052 RlSControllers IDT79R3051™, 79R3051E IDT79R3052”, 79R3052E Integrated Device Technology, Inc. FEATURES: — On-chip DMA arbiter — Bus Interface minimizes design com plexity Single clock input with 40%-60% duty cycle 35 MIPS, over 64,000 Dhrystones at 40MHz
|
OCR Scan
|
PDF
|
IDT79R3051/79R3052
IDT79R3051TM,
79R3051E
IDT79R3052"
79R3052E
IDT79R3001
IDT79R3000A
/IDT79R3001
R3051
R3052
arbiter decoder -1996
|
IDT79R3000A
Abstract: 79R3000AE IDT79R3000 dwr2 D01113
Text: INTEGRATED DEVICE SflE D 4325771 0011120 534 • IDT RISC CPU PROCESSOR IDT79R3000A IDT79R3000AE Dynamically able to switch between Big- and Little-Endian byte ordering conventions. Coprocessor Interface— The IDT79R3000A generates all addresses and handles memory interface control for up to
|
OCR Scan
|
PDF
|
GD1112G
IDT79R3000A
IDT79R3000AE
IDT79R2000,
IDT79R3000
1DT79R3000A
32-bit
32-bit.
79R3000AE
dwr2
D01113
|
Untitled
Abstract: No abstract text available
Text: böE D • 4ÔE5771 DD1430E 052 I ID T INTEGRATED DEVICE PRELIMINARY IDT70V06S/L HIGH-SPEED 3.3V 16Kx 8 DUAL-PORT STATIC RAM Integrated Device Technology» Inc. FEATURES: • True D ual-P orted m em ory cells which allow sim ulta • • O n -ch ip port arbitration logic
|
OCR Scan
|
PDF
|
E5771
DD1430E
IDT70V06S/L
IDT70V06
|
Untitled
Abstract: No abstract text available
Text: :bflE D 4025771 0013^43 173 • IDT IDT723632 512 X 36 X 2 CMOS SyncBiFIFO INTEGRATE» DEVICE FEATURES: DESCRIPTION: • Free-running CLKA and CLKB may be asynchronous or coincident • Two independent clocked FIFOs buffering data in oppo site directions
|
OCR Scan
|
PDF
|
IDT723632
IDT723632â
67MHz
132-pin
120-pin
IDT723632,
ID7723632
512x36x2
|
TAG 9031
Abstract: No abstract text available
Text: ENHANCED ORION 64-BIT RISC MICROPROCESSOR O R ÍÓ N IDT79R4700 PRELIMINARY Inc. • Low-power operation - 3.3V power supply - 24mW/MHZ typical internal power dissipation 2.4W @ 100MHz, 3.3V - Standby mode reduces internal power • Standard operating system support includes:
|
OCR Scan
|
PDF
|
64-BIT
IDT79R4700â
24mW/MHZ
100MHz,
R4600
179-pin
208pin
100-175MHz
M6HS771
TAG 9031
|
diagram of epson t13 printer
Abstract: 1d000000 dg1u 85C230 M5257 i1580
Text: SINGLE-CHIP SYSTEM CONTROLLER IDT79R3715 ADVANCE INFORMATION Integrated D evice T echnology, Inc. FEATURES • • • • • • System C ontroller for the pin-com patible IDT R30xx fam ily of processors DRAM C ontroller - 1 - 40 MB directly, 1 - 3 banks directly
|
OCR Scan
|
PDF
|
IDT79R3715
R30xx
8/16-bit
16-bit
160-Pin
79R3715
79R3715PF
diagram of epson t13 printer
1d000000
dg1u
85C230
M5257
i1580
|
Untitled
Abstract: No abstract text available
Text: HIGH-SPEED 16Kx 16 DUAL-PORT STATIC RAM IDT70261S/L Integrated Device Technology, Inc. FEATURES: • • True Dual-Ported m em ory cells which allow sim ulta neous reads of the same m em ory location • High-speed access — Commercial: 20/25/35/55ns max.
|
OCR Scan
|
PDF
|
IDT70261S/L
20/25/35/55ns
IDT70261S
IDT70261L
IDT70261
100-pin
drw19
|
Untitled
Abstract: No abstract text available
Text: BiCMOSCIocked FIFO 64x36 IDT723611 In tegrated Device Technology, Inc. FEATURES: • Free-running CLKA and CLKB may be asynchronous or coincident permits simultaneous reading and writing of data on a single clock edge • 64 x 36 storage capacity • Synchronous data buffering from Port A to Port B
|
OCR Scan
|
PDF
|
64x36
IDT723611
IDT723611
SS771
01b7c
|
AMD2960
Abstract: 2595D IDT39C60B IDT39C60 AM01B IDT39C60A
Text: INTEGRATED DEVICE SflE D 4025771 QGl[H3fl 034 • IDT IDT39C60 IDT39C60-1 IDT39C60A IDT39C60B 16-BIT CMOS ERROR DETECTION AND CORRECTION UNIT FEATURES • Standard Military Drawing #5962-88613 available for this function • Low-power CEMOS — Military: 100mA max.
|
OCR Scan
|
PDF
|
IDT39C60
IDT39C60-1
IDT39C60A
IDT39C60B
16-BIT
100mA
IDT39C60B:
IDT39C60A:
T39C60-1:
IDT39C60:
AMD2960
2595D
IDT39C60B
AM01B
|
132d60
Abstract: D1349
Text: PRELIMINARY IDT7MPV6271 256KB PIPELINED BURST SECONDARY CACHE MODULE FOR THE INTEL PENTIUM CPU BASED MOBILE PLATFORMS FEATURES for use with mobile PC s based on the Intel 3 .3 V Pentium™ C P U . Th e ID T7M P V6271 use ID T ’s 7 1 V 4 3 2 3 2 K x 3 2 pipelined
|
OCR Scan
|
PDF
|
256KB
IDT7MPV6271
V6271
C-316310-2.
4B25771
IDT7MPV6271
4AZ5771
132d60
D1349
|
620T DIODE
Abstract: 620T
Text: FAST CMOS OCTAL BUS TRANSCEIVERS 3-STATE IDT54/74FCT620T/AT/CT IDT54/74FCT623T/AT/CT In te grate d D e vice T echnology, Inc. DESCRIPTION FEATURES: • • • • • • • • • • T h e ID T 5 4 /7 4 F C T 6 2 3 T /A T /C T is a n o n -in v e rtin g octal
|
OCR Scan
|
PDF
|
IDT54/74FCT620T/AT/CT
IDT54/74FCT623T/AT/CT
-15mA
MIL-STD-883,
IDT54/74FCT623T/AT/CT
E5771
IDT54/74FCT620/623T/AT/CT
620AT
623AT
620T DIODE
620T
|
Untitled
Abstract: No abstract text available
Text: bûE D • 4Û25771 GG13Ö1Ö 037 ■ IDT DUAL CMOS SyncFIFOT INTEGRATED FEATURES: • The 72801 is equivalent to two 72201 256 x 9 FIFOs • The 72811 is equivalent to two 72211 512 x 9 FIFOs • The 72821 is equivalent to two 72221 1024 x 9 FIFOs • The 72831 is equivalent to two 72231 2048 x 9 FIFOs
|
OCR Scan
|
PDF
|
|
|
|
Untitled
Abstract: No abstract text available
Text: 64-BIT FLOW-THRU ERROR DETECTION AND CORRECTION UNIT IDT49C466 IDT49C466A PRELIMINARY Integrated Device Technology, Inc. FEATURES: DESCRIPTION: • 64-bit wide Flow-thruE DC • Separate System and Memory Data Input/Output Buses • — Error Detect Time: 10ns
|
OCR Scan
|
PDF
|
64-BIT
IDT49C466
IDT49C466A
16-deep
208-pin
IDT49C466/A
|
idt 256kb cache
Abstract: 7MP610
Text: bfiE D 1P x * 1dt Integrated Device Technology, Inc. • 4555771 D014S31 71S ■ IDT IDT7MP6104 128KB/256KB SECONDARY CACHE MODULE IDT7MP6105 FOR THE INTEL i486 INTEGRATED DEVICE FEATURES DESCRIPTION • 128KB/256KB direct mapped, write-through, non-sectored,
|
OCR Scan
|
PDF
|
D014S31
IDT7MP6104
128KB/256KB
IDT7MP6105
i486TM
P6104/7MP6105
i486-based
7158932K
idt 256kb cache
7MP610
|
Untitled
Abstract: No abstract text available
Text: INTEGRATED DEVICE 3Ô E D • 14Ö2S771 G 0 0 b b 7 cî 0 ■ _ IDT ~T- % - 2 3 -12, PRELIMINARY IDT7134SA IDT7134LA CMOS DUAL-PORT RAM 32K 4K x 8-BIT Integrated Device Technology! Inc. FEATURES: DESCRIPTION: • T h e ID T 7 1 3 4 is an extremely high-speed 4K x 8 dual-port
|
OCR Scan
|
PDF
|
2S771
IDT7134SA
IDT7134LA
T7134LA
|
Untitled
Abstract: No abstract text available
Text: FEATURES: • Free-running CLKA and CLKB can be asynchronous or coincident sim ultaneous reading and writing of data on a single clock edge is permitted • Two independent clocked FIFOs (64 x 36 storage capacity each) buffering data in opposite directions
|
OCR Scan
|
PDF
|
IDT723612
|
y1543
Abstract: 7ax12
Text: 16 X 16 PARALLEL CMOS MULTIPLIERS IDT7216L IDT7217L Integrated Device Technology, Inc. FEATURES: DESCRIPTION: • 1 6 x 1 6 parallel multiplier with double precision product • 16ns clocked multiply time • Low power consumption: 120mA • Produced with advanced submicron C M O S high perfor
|
OCR Scan
|
PDF
|
IDT7216L
IDT7217L
120mA
T7216L
MIL-STD-883,
y1543
7ax12
|