Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    624MBPS Search Results

    624MBPS Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    7809 voltage regulator datasheet

    Abstract: 7809 voltage regulator voltage regulator 7809 INL03991-02 7809 data sheet national semiconductor embedded system projects pdf free download toshiba web cam TB62705 ST 7809 voltage regulator excalibur Board
    Text: & News Views Second Quarter 2001 Newsletter for Altera Customers Altera Provides the Complete I/O Solution with the New APEX II Device Family Altera introduces the APEXTM II device family— flexible, high-performance, high-density programmable logic devices PLDs that deliver


    Original     		PDF 624-megabit 7809 voltage regulator datasheet 7809 voltage regulator voltage regulator 7809 INL03991-02 7809 data sheet national semiconductor embedded system projects pdf free download toshiba web cam TB62705 ST 7809 voltage regulator excalibur Board

    mercury motherboards regulator ic

    Abstract: TRANSISTOR SUBSTITUTION DATA BOOK 1993 CORDIC to generate sine wave fpga verilog code for CORDIC to generate sine wave verilog code for cdma transmitter vhdl code for cordic intel atom microprocessor verilog code for 2D linear convolution filtering mercury computer motherboard sumida inverter IV
    Text: Stratix Device Handbook, Volume 2 101 Innovation Drive San Jose, CA 95134 408 544-7000 http://www.altera.com S5V2-3.5 Copyright 2006 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and


    Original     		PDF EL7551C EL7564C EL7556BC EL7562C EL7563C mercury motherboards regulator ic TRANSISTOR SUBSTITUTION DATA BOOK 1993 CORDIC to generate sine wave fpga verilog code for CORDIC to generate sine wave verilog code for cdma transmitter vhdl code for cordic intel atom microprocessor verilog code for 2D linear convolution filtering mercury computer motherboard sumida inverter IV

    PC intel 945 MOTHERBOARD CIRCUIT diagram

    Abstract: verilog code for cordic algorithm TRANSISTOR SUBSTITUTION DATA BOOK 1993 intel 845 MOTHERBOARD pcb CIRCUIT diagram code for Discreet cosine Transform processor 945 mercury MOTHERBOARD CIRCUIT diagram 484BGA inverter PURE SINE WAVE schematic diagram intel 915 MOTHERBOARD pcb CIRCUIT diagram intel 845 MOTHERBOARD SERVICE MANUAL
    Text: Stratix Device Handbook, Volume 1 101 Innovation Drive San Jose, CA 95134 408 544-7000 http://www.altera.com S5V1-3.4 Copyright 2006 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and


    Original     		PDF EL7551C EL7564C EL7556BC EL7562C EL7563C PC intel 945 MOTHERBOARD CIRCUIT diagram verilog code for cordic algorithm TRANSISTOR SUBSTITUTION DATA BOOK 1993 intel 845 MOTHERBOARD pcb CIRCUIT diagram code for Discreet cosine Transform processor 945 mercury MOTHERBOARD CIRCUIT diagram 484BGA inverter PURE SINE WAVE schematic diagram intel 915 MOTHERBOARD pcb CIRCUIT diagram intel 845 MOTHERBOARD SERVICE MANUAL

    a13b5

    Abstract: A10B11 A15B0 A7B0 A13B4 a5b2
    Text: Mercury Programmable Logic Device Family December 2002, ver. 2.1 Features… Data Sheet • ■ Table 1. Mercury Device Features Feature Typical gates HSDI channels LEs ESBs 1 Maximum RAM bits Maximum user I/O pins EP1M120 EP1M350 120,000 350,000 8 18


    Original     		PDF

    MCS15

    Abstract: MCS-15
    Text: EKI-6331AN IEEE 802.11 a/n Wireless Access Point/Client Bridge Features NEW ƒ Compliant with IEEE802.11a/n ƒ IP55 waterproof certification ƒ MIMO 2 x 2 11n ƒ Embedded 16dBi dual-polarity directional antenna with external R-SMA connector for optional antenna


    Original     		PDF EKI-6331AN IEEE802 11a/n 16dBi 2002/95/EC EKI-6331AN 6-24Mbps: 24dBm 54Mbps: 21dBm MCS15 MCS-15

    JC42

    Abstract: P802 SSTL-18 intel 956 motherboard CIRCUIT diagram PCI SIZE 10gbps serdes
    Text: Section III. I/O Standards This section provides information on Stratix single-ended, voltagereferenced, and differential I/O standards. It contains the following chapters: Revision History • Chapter 4, Selectable I/O Standards in Stratix & Stratix GX Devices


    Original     		PDF

    EP20K400E

    Abstract: ep1k10 pci epm9320 64/44-PIN
    Text: コンポーネント セレクタ・ガイド The Programmable Solutions Companyで あるアルテラ・コーポレーションは半導体業 界の中でも特に急成長を遂げている、高集積プ ログラマブル・ロジック・デバイス（PLD）の


    Original     		PDF 250MHz 25GHz3 20KAPEX 20KCAPEX 10KFLEX 10KAFLEX 10KEFLEX 6000Flexible-LVDSIP 3000MAX 3000AMAX EP20K400E ep1k10 pci epm9320 64/44-PIN

    15LVDS

    Abstract: EIA-644 13LVDS EP20K200E EP20K300E EP20K400E EP20K600E
    Text: White Paper APEX 20KE デバイスにおける LVDS の使用方法 はじめに 新しいデザインでは常にさらに広い帯域幅が要求されます。アルテラはこうしたニーズに対応するため、APEXTM デバイ ス・ファミリで LVDS（Low-Voltage Differential Signaling）テクノロジを実現しました。LVDS は高いデータ・レート


    Original     		PDF SCI-LVDSANSI/TIA/EIA-644 250MbpsMega ANSI/TIA/EIA-644 624Mbps 655Mbps M-WP-LVDSAPEX-01/J 350mV LVDSRX01 15LVDS EIA-644 13LVDS EP20K200E EP20K300E EP20K400E EP20K600E

    Non-Pipelined processor

    Abstract: EP1M120 688-PIN "Single-Port RAM"
    Text: Mercury The Programmable ASSP May 2001 Mercury: The Programmable ASSP Figure 1. Mercury Architecture Altera introduces a new level of system integration with the Enhanced PLL - 12 PLL Clocks - ClockLock Circuitry - ClockBoost Circuitry - ClockShift Circuitry


    Original     		PDF M-GB-MERCURY-01 Non-Pipelined processor EP1M120 688-PIN "Single-Port RAM"

    APEX II Devices

    Abstract: APEX 280
    Text: APEX II The Complete I/O Solution April 2001 Altera introduces the APEX II device family: highperformance, high-bandwidth programmable logic devices PLDs targeted towards emerging network communications applications and protocols. APEX II devices support protocols such as UTOPIA IV, RapidIO,


    Original     		PDF 624-Mbps M-GB-APEXII-01 APEX II Devices APEX 280

    circuit diagram video transmitter and receiver

    Abstract: LVDS_TX 800 mhz transmitter circuit diagram 624-300 SSTL-18
    Text: 5. High-Speed Differential I/O Interfaces in Stratix Devices S52005-3.2 Introduction To achieve high data transfer rates, Stratix devices support TrueLVDSTM differential I/O interfaces which have dedicated serializer/deserializer SERDES circuitry for each differential I/O pair.


    Original     		PDF S52005-3 circuit diagram video transmitter and receiver LVDS_TX 800 mhz transmitter circuit diagram 624-300 SSTL-18

    EP1M120

    Abstract: A7B14 A7B5 A10-B
    Text: Mercury Programmable Logic Device Family October 2001, ver. 1.2 Features… Data Sheet • ■ Table 1. Mercury Device Features Feature Typical gates HSDI channels LEs ESBs 1 Maximum RAM bits Maximum user I/O pins EP1M120 EP1M350 120,000 350,000 8 18


    Original     		PDF EP1M120 EP1M350 EP1M120 A7B14 A7B5 A10-B

    DSLAM board layout

    Abstract: E300 MPC8360 MPC8360E MPC8548
    Text: Application Summary Multi-Tenant Unit DSLAM Using the PowerQUICC II Pro MPC8360E MTUs provide a high concentration of commercial or residential users. The cheapest deployment MTU PIZZA DSLAM—BYPASSING THE LOCAL LOOP Single Home User Provider Service Subscriber 1


    Original     		PDF MPC8360E 16-bit DSLAM board layout E300 MPC8360 MPC8360E MPC8548

    256-pin Plastic BGA 17 x 17

    Abstract: excalibur Board
    Text: Component Selector Guide March 2002 Altera Corporation S System-on-a-ProgrammableChip Solutions Altera Corporation, The Programmable Solutions Mercury devices contain clock-data recovery CDR enabled transceivers with support for data rates of up to 1.25 gigabits per second (Gbps) per channel.


    Original     		PDF SG-COMP-11 256-pin Plastic BGA 17 x 17 excalibur Board

    Untitled

    Abstract: No abstract text available
    Text: APEX II The Complete I/O Solution July 2002 Altera introduces the APEX II device family: highperformance, high-bandwidth programmable logic devices PLDs targeted towards emerging network communications applications and protocols. APEX II devices support protocols such as the UTOPIA IV,


    Original     		PDF GB-APEX11-2

    ARM922T

    Abstract: EP20K400E epm tqfp-100 10K30A ieee 1532 10K250A 672pin
    Text: ｺﾝﾎﾟｰﾈﾝﾄｾﾚｸﾄｶﾞｲﾄﾞ 02.6.20 10:39 AM ページ 21 コンポーネント・ セレクタ・ガイド March 2002 Altera Corporation ｺﾝﾎﾟｰﾈﾝﾄｾﾚｸﾄｶﾞｲﾄﾞ 02.6.20 10:38 AM ページ 2 S System-on-a-ProgrammableChipソリューション


    Original     		PDF 420MHz 25GHz APEX20KC EP20K1500E SG-COMP-11/JP ARM922T EP20K400E epm tqfp-100 10K30A ieee 1532 10K250A 672pin

    EP1C3T100

    Abstract: APEX 20ke development board sram excalibur APEX development board nios SFI-5 APEX nios development board ep20k100 board excalibur Board
    Text: Component Selector Guide February 2003 Altera Corporation S SOPC Solutions The world’s pioneer in system-on-a-programmable-chip SOPC solutions, Altera Corporation offers a complete range of programmable logic device (PLD) products with the flexibility, functionality, package types, and time-tomarket advantages to meet almost any design need.


    Original     		PDF SG-COMP-12 EP1C3T100 APEX 20ke development board sram excalibur APEX development board nios SFI-5 APEX nios development board ep20k100 board excalibur Board

    A7B0

    Abstract: a13b14 A10B A13B4
    Text: Mercury Programmable Logic Device Family March 2002, ver. 2.0 Features… Data Sheet • ■ Table 1. Mercury Device Features Feature Typical gates HSDI channels LEs ESBs 1 Maximum RAM bits Maximum user I/O pins EP1M120 EP1M350 120,000 350,000 8 18 4,800


    Original     		PDF EP1M120F484C5 EP1M120 EP1M120F484C6 EP1M120F484C7 EP1M120F484C7A EP1M120F484C8A EP1M120F484I6 EP1M120* A7B0 a13b14 A10B A13B4

    10-LAB-wide

    Abstract: A6B12 A5B15 A6B11 A12B0 A12B1 A13B3 A2B9 A10B14
    Text: Mercury Programmable Logic Device Family February 2002, ver. 1.3 Features… Data Sheet • ■ Table 1. Mercury Device Features Feature Typical gates HSDI channels LEs ESBs 1 Maximum RAM bits Maximum user I/O pins EP1M120 EP1M350 120,000 350,000 8 18


    Original     		PDF

    A6B12

    Abstract: No abstract text available
    Text: Mercury Programmable Logic Device Family January 2003, ver. 2.2 Features… Data Sheet • ■ Table 1. Mercury Device Features Feature Typical gates HSDI channels LEs ESBs 1 Maximum RAM bits Maximum user I/O pins EP1M120 EP1M350 120,000 350,000 8 18


    Original     		PDF 25-Gbps EP1M350F780C5 EP1M350 EP1M350F780C6 EP1M350F780C7 EP1M350F780I6 EP1M350* A6B12

    a2b5

    Abstract: A12B15 EP1M120 A7B9 A10B8 A15B6 56-LVTTL
    Text: Mercury Programmable Logic Device Family March 2002, ver. 2.0 Features… Data Sheet • ■ Table 1. Mercury Device Features Feature Typical gates HSDI channels LEs ESBs 1 Maximum RAM bits Maximum user I/O pins EP1M120 EP1M350 120,000 350,000 8 18 4,800


    Original     		PDF EP1M120 EP1M350 a2b5 A12B15 EP1M120 A7B9 A10B8 A15B6 56-LVTTL

    binary tree multipliers

    Abstract: EP1M120 A7B9 A5B13
    Text: Mercury Programmable Logic Device Family January 2003, ver. 2.2 Features… Data Sheet • ■ Table 1. Mercury Device Features Feature Typical gates HSDI channels LEs ESBs 1 Maximum RAM bits Maximum user I/O pins EP1M120 EP1M350 120,000 350,000 8 18


    Original     		PDF EP1M120 EP1M350 binary tree multipliers EP1M120 A7B9 A5B13

    Flip-chip 1.8V SRAM

    Abstract: EP1M120
    Text: プログラマブルASSP Mercury：プログラマブルASSP 図１ Mercuryデバイスのアーキテクチャ アルテラはMercury TMデバイス・ ファミリによりシステム・レベ ルのインテグレーションを新たな 拡張、強化されたPLL


    Original     		PDF 12PLL 25Gbps 25GbpsGigabits 45Gbps 125Gbps 10Gbps I/O250MHz 25GbpsCDR 130MHz Flip-chip 1.8V SRAM EP1M120