64043 V3 Search Results

Contextual Info: C u s to m er P r o c u r e m e n t S p e c if ic a tion < £ * 2 Î L G E Z89314/318 DIGITAL TELEVISION CONTROLLER FEATURES • Part Number Z8 ROM Kbyte Z89314 16 Z89318 10 ‘ General-Purpose Z8 RAM* (Kbyte) Speed (MHz) 0°C to +70°C Temperature Range

Z80CTC

Abstract: Z0843006 Z0843004 Z84C3006 Z84C3008 Z84C3010 z80 ctc technical manual z80-ctc
Contextual Info: <£ 3 L G S P r o d u c t S p e c ific a tio n Z8430/Z84C30 NMOS/CMOS Z80 CTC Counter/Timer Circuit FEATURES • Four independently programmable counter/timer channels, each with a readable downcounter and a selectable 16 or 256 prescaler. Downcounters are

JD51

Abstract: z80c30 z85c30
Contextual Info: ZILOG INC L IE D $ > 2 iL Œ • £HA4[]M3 0G25311 ^ 7 « Z I L P r o d u c t S p e c if ic a t io n Z80C30/Z85C30 PMOQ 7-RI IQ SERIAL COMMUNICATION CONTROLLER FEATURES ■ Z85C30 optim ized for non-m ultiplexed bus microprocessors. Z80C30 optimized for multiplexed

Contextual Info: P r o d u c t S pecification < £ 3 L0 E Z16C35/Z85C35 CMOS I SCC INTEGRATED SERIAL C o m m u n ic a t io n s C o n t r o lle r FEATURES • Two General-Purpose SCC Channels, Four DMA Channel; and a Universal Bus Interface Unit. ■ Software Compatible to the Zilog CMOS SCC

Z80CTC

Abstract: z80 ctc Z0843004 programming z80 Z80 CPU Z0843006 Z84C3006 Z84C3008 Z84C3010 A4043
Contextual Info: < £3 LGS P r o d u c t S p e c ific a tio n Z8430/Z84C30 NMOS/CMOS Z80 CTC Counter/Timer Circuit FEATURES • Four independently programmable counter/timer channels, each with a readable downcounter and a selectable 16 or 256 prescaler. Downcounters are

4dm3

Contextual Info: <£SL0 5 P ro d u c t S p e c ific a tio n Z8430/Z84C30 NMOS/CMOS Z80 CTC Counter/Timer Circuit FEATURES • Four independently programmable counter/timer channels, each with a readable downcounter and a selectable 16 or 256 prescaler. Downcounters are reloaded automatically at zero count.

Z80 CTC

Abstract: programming z80 Z80CTC Z0843004 Z0843006 Z84C3006 Z84C3008 Z84C3010
Contextual Info: < £3 LGS P r o d u c t S p e c ific a tio n Z8430/Z84C30 NMOS/CMOS Z80 CTC Counter/Timer Circuit FEATURES • Four independently programmable counter/timer channels, each with a readable downcounter and a selectable 16 or 256 prescaler. Downcounters are

z99300

Abstract: tv deflection theory 16x16 rgb led matrix Z89302 Z89303 Z89331 Z89300 16x16 LED Matrix driver 64043 v3 CCD matrix
Contextual Info: P r e l im in a r y P r o d u c t S pec ific a t io n ¿ £ S L O E Z89300 S er ies D ig it a l T e l e v is io n C o n t r o l l e r s FEATURES AND BENEFITS • Advanced TV controller 1C with sophisticated OnScreen Display capability and Integral VBI data

Contextual Info: U s e r 's M an u al 3 > 2 iL C E Ch apter 2 INTERFACING THE SCC/ESCC 2.1 INTRODUCTION This chapter covers the system interface requirements with the SCC. Timing requirements for both devices are described in a general sense here, and the user should refer to the SCC Product Specification for detailed AC/DC

Z8523016LME

Abstract: Z8523010CMB
Contextual Info: 'ZILOG I NC MbE D • ^Ô4DM3 GD220b4 T ■ ZIL T - n 5 - 7 5 T - 0 '- / 0 < S > 2 L G S MILITARY PRODUCT SPECIFICATION Z85230 E S C C ENHANCED SERIAL COMMUNICATION CONTROLLER FEATURES • ■ Deeper data FIFOs - 4-byte transmit FIFO - 8-byte receive FIFO

Z853006PSC

Abstract: Z8530 Z8530A CRC-16 M043 Z8030 Z85304
Contextual Info: P r o d u c t S p e c if ic a t io n < 2 *2 iL O E Z8030/Z8530 Z -B U S S C C S E R IA L C o m m u n ic a t io n C o n t r o l l e r FEATURES • Z 8530 O p tim iz e d Microprocessors. ■ Z80300ptimizedforMultiplexed Bus Microprocessors. ■ Two Independent, 0 to 2 Mbit/Second, Full-Duplex

MARKING 3T4 R-1

Abstract: Z8530A z8030 z603
Contextual Info: P r o d u c t S p e c if ic a t io n ^ 2 iL £ 3 E Z8030/Z8530 Z-BUS S C C SERIAL C o m m u n ic a t io n C o n t r o l l e r FEATURES • Z8530 O p tim ized Microprocessors. ■ Z8030 Optimized for Multiplexed Bus Microprocessors. ■ Two Independent, 0 to 2 Mbit/Second, Full-Duplex

Contextual Info: P r e l im in a r y P r o d u c t S pec ific a t io n Z 8 0 1 8 2 /Z8 L 1 8 2 ZILOG INTELLIGENT PERIPHERAL C o n t r o l l e r ZIP FEATURES • Z8S180MPU - Code Compatible with Zilog Z80 /Z180~ CPU - Extended Instructions - Operating Frequency: 33 MHz/5V or 20 MHz/3.3V

Z80 KIO

Abstract: Zilog Z80 KIO
Contextual Info: ZILOG INC 3GE D m ^ 0 4 0 4 3 _ QQ2G3bS ^ H Z I L - r - ô z i- 3 3 - ô S P r e lim in ar y M ilitary P r o d u c t S pecification Z84C90 CMOS KfO Serial/Parallel/Counter/Timer FEATURES • Two independent synchronous/asynchronous serial channels.

Contextual Info: Us e r ’s M a n u al <£>2 iL 0 5 Ch apter 2 INTERFACING THE SCC/ESCC 2.1 INTRODUCTION This chapter covers the system interface requirements with the SCC Timing requirem ents for both devices are described in a general sense here, and the user should refer to the SCC Product Specification for detailed AC/DC

Contextual Info: Z8470 Z80 DART Dual Asynchronous Receiver/Transmitter Specification FEATURES • Two independent full-duplex channels with separate modem controls. Modem status can be monitored. ■ Break generation and detection as well as parity-, overrun-, and framing-error detection are available.

Contextual Info: P r e l i m in a r y P r o d u c t S p e c if ic a t io n O B Z 80181 Z181 SAC™ S m art A c c es s C o n t r o ller FEATURES • Z80180 Compatible MPU Core with 1 Channel of Z85C30 SCC, Z80 CTC, Two 8-Bit General-Purpose Parallel Ports, and Two Chip Select Signals.

binary numbers multiplication

Contextual Info: <£SL0 5 P ro d u c t S p e c ific a tio n Z8430/Z84C30 NMOS/CMOS Z80 CTC Counter/Timer Circuit FEATURES • Four independently programmable counter/timer channels, each with a readable downcounter and a selectable 16 or 256 prescaler. Downcounters are reloaded automatically at zero count.

Z181

Contextual Info: ZILOG INC ^ 0 4 0 4 3 DD2S144 271 WÊIIL blE ]> • <£SLO E PRELIMINARY PRODUCT SPECIFICATION Z80181 ZIO Controller Controller Z IL O G I/O FEATURES ■ Z80180CompatibleMPUCorewith 1 channel of Z85C30 SCC, Z80 CTC, two 8-bit general purpose parallel ports, and two chip select signals.

Contextual Info: P r o d u c t S p e c if ic a t io n < £ > Z iL 0 5 Z85233 EMSCC e n h a n c e d mono S e r ia l C o m m u n ic a t io n C o n t r o l l e r FEATURES • Deeper Data FIFOs - 4-Byte Transmit FIFO - 8-Byte Receive FIFO ■ Improved SDLC Frame Status FIFO

Contextual Info: P r o d u c t S p e c if ic a t io n Z8440/1/2/4, Z84C40/1/2/3/4 S e r ia l in p u t / o u t p u t Co n t r o l le r FEATURES • Two independent full-duplex channels, with separate control and status lines for m odem s or other devices. ■ Data rate in the x1 dock mode of 0 to 2.0M bits/

Contextual Info: Pr o d u c t S p e c if ic a t io n < £ 3 L0 E Z85230 E S C C E n h a n c e d S e r ia l C o m m u n ic a t io n C o n t r o l l e r FEATURES • Deeper Data FIFOs - 4-Byte Transm it FIFO - 8-Byte Receive FIFO ■ Program m able FIFO Interrupt Levels Provide Flexible

Contextual Info: <S>ZJLO E P r o d u c t S p e c if ic a t io n Z85C80 S C S C I S e r ia l C o m m u n ic a t io n s A n d S m a l l C o m p u t e r in t e r f a c e FEATURES • Low Power CMOS ■ Local Loopback and Auto Echo Modes ■ Two Independent, SCC Interface, Full-D uplex

marking wr6

Contextual Info: U s e r 's M a n u a l ^ S iL G E C hapter 5 R e g is t e r D e s c r ip t io n s 5.1 INTRODUCTION This section describes the function of the various bits in the registers of the device. Throughout this section the follow­ ing conventions will be used: Control bits may be written and read by the CPU and will