64X18 SYNCHRONOUS SRAM Search Results
64X18 SYNCHRONOUS SRAM Datasheets Context Search
Catalog Datasheet | Type | Document Tags | |
---|---|---|---|
64x18 synchronous sram
Abstract: TSMC Flash interface VHDL code for slave SPI with FPGA TSMC embedded Flash rx data path interface in vhdl verilog code for slave SPI with FPGA TSMC Flash memory 0.18
|
Original |
16-bit 64x18 2x64x18 64x18 synchronous sram TSMC Flash interface VHDL code for slave SPI with FPGA TSMC embedded Flash rx data path interface in vhdl verilog code for slave SPI with FPGA TSMC Flash memory 0.18 | |
tdm telephone design RJ11
Abstract: 64x18 synchronous sram 486 system bus JP16 MEB90500 MT9041 MT90500 MT90500AL MT90820 MT9160
|
Original |
MEB90500 MT90500 MT90500 10pts. tdm telephone design RJ11 64x18 synchronous sram 486 system bus JP16 MT9041 MT90500AL MT90820 MT9160 | |
FPGA based dma controller using vhdl
Abstract: design of dma controller using vhdl 64x18 synchronous sram PAR64 QL5064 REQ64
|
Original |
QL5064 Hz/64-bit 29-Dec-98 64-bit FPGA based dma controller using vhdl design of dma controller using vhdl 64x18 synchronous sram PAR64 REQ64 | |
QL5032
Abstract: 64x18 synchronous sram pci verilog code
|
Original |
QL5032 Hz/32-bit 18-Dec-98 32-bit 95/98/NT4 64x18 synchronous sram pci verilog code | |
PF144
Abstract: QL5030
|
Original |
QL5030 Hz/32-bit 22-Feb-99 32-bit 95/98/NT4 PF144 | |
sm 4205
Abstract: 64x18 synchronous sram
|
OCR Scan |
CY7C4425/4205/4215 CY7C4225/4235/4245 CY7C4425) CY7C4205) CY7C4215) CY7C4225) CY7C4235) CY7C4245) 100-MHz IDT72425, sm 4205 64x18 synchronous sram | |
Contextual Info: 5TCYPRESS PRELIMINARY 64,256,512, IK, 2K, 4 K x l8 Synchronous FIFOs Features • Output Enable OE pin • • • • • • • • 68-pin PLCC and 64-pin TQFP • • • • • 64 x 18 (CY7C4425) 256 x 18 (CY7C4205) 512 x 18 ( CY7C4215) IK x 18 (CY7C4225) |
OCR Scan |
68-pin 64-pin CY7C4425) CY7C4205) CY7C4215) CY7C4225) CY7C4235) CY7C4245) 100-MHz IDT72425, | |
M2S050-1FG484I
Abstract: M2s010-fgg484 axi interface ddr3 memory controller M2S050-FG484 M2S050T-1FG484I M2S120T-1FC1152I SECDED M2S005-VF400 M2S010T-FGG484 M2S050T-FG896
|
Original |
51700115PB-5/2 M2S050-1FG484I M2s010-fgg484 axi interface ddr3 memory controller M2S050-FG484 M2S050T-1FG484I M2S120T-1FC1152I SECDED M2S005-VF400 M2S010T-FGG484 M2S050T-FG896 | |
FZ 79Contextual Info: QL5030 - QuickPCITM 33 MHz/32-bit PCI Target with Embedded Programmable Logic and Dual Port SRAM last updated 9/7/99 Device Highlights DEVICE HIGHLIGHTS Q8DÃ7ñÃ""ÃHCÃ"!ÃivÃqhhÃhqÃhqq r High Performance PCI Controller • 32-bit / 33 MHz PCI Target |
Original |
QL5030 Hz/32-bit 32-bit 95/98/NT4 FZ 79 | |
"Programmable Interrupt Controller"
Abstract: design of dma controller using vhdl QL5064 vhdl code dma controller PAR64 QL5064-66APB456C p4 processor 0x40-0xff
|
Original |
QL5064 Hz/64-bit 64-bit 32-bits) busses/100 75MHz 66MHz 33MHz 10Tcyc "Programmable Interrupt Controller" design of dma controller using vhdl vhdl code dma controller PAR64 QL5064-66APB456C p4 processor 0x40-0xff | |
PF144
Abstract: QL5030 VHDL Bidirectional Bus vhdl code for multiplexer 32 to 1 pci verilog code
|
Original |
QL5030 Hz/32-bit 1-Apr-99 32-bit 95/98/NT4 PCI32T PF144 VHDL Bidirectional Bus vhdl code for multiplexer 32 to 1 pci verilog code | |
S-108
Abstract: vhdl code PN code PF144 QL5030 QL5030-33APF144C
|
Original |
QL5030 Hz/32-bit 32-bit 95/98/Win S-108 vhdl code PN code PF144 QL5030-33APF144C | |
Contextual Info: QL5064 - QuickPCITM 66 MHz/64-bit PCI Master/Target with Embedded Programmable Logic and dual Port SRAM QL5064 - QuickPCI DEVICE HIGHLIGHTS Device Highlights High Performance PCI Controller High Performance PCI Target • 64-bit / 66 MHz Master/Target PCI Controller automatically |
Original |
QL5064 Hz/64-bit 64-bit 32-bits) busses/100 REQ64# 75MHz | |
Contextual Info: QL5030 QuickPCI Data Sheet • • • • • • 33 MHz/32-bit PCI Target with Embedded Programmable Logic and Dual Port SRAM Device Highlights Programmable Logic • 24 K system gates/266 logic cells High Performance PCI Controller • 9,216 RAM bits and 71 I/O pins |
Original |
QL5030 Hz/32-bit 32-bit/33 95/98/2000/NT4 144-pin | |
|
|||
Contextual Info: QL5030 - QuickPCI ESP 33 MHz/32-bit PCI Target with Embedded Programmable Logic and Dual Port SRAM Advance Data D e v ic e H ig h l ig h t s Updated: 1-Apr-99 5 High Performance PCI Controller - 32-bit / 33 M Hz PCI Target PCI Zero-wait state PCI Target provides 132 MB/s transfer rates |
OCR Scan |
QL5030 Hz/32-bit 1-Apr-99 32-bit 95/98/NT4 PCI32T | |
PF144
Abstract: QL5030 QL5030-33APF144C TQ144
|
Original |
QL5030 Hz/32-bit 32-bit 95/98/Win 2000/NT4 PF144 QL5030-33APF144C TQ144 | |
fuse n15
Abstract: af n19 QL5064 vhdl code for 4 channel dma controller PAR64 QL5064-66APB456C
|
Original |
QL5064 Hz/64-bit 64-bit 32-bits) busses/100 75MHz 66MHz 33MHz fuse n15 af n19 vhdl code for 4 channel dma controller PAR64 QL5064-66APB456C | |
Contextual Info: QL80FC - QuickFCTM QuickLogic QL80FC Programmable Fibre Channel ENDEC last updated 8/25/2000 QL80FC - QuickFC FEATURES DUAL PORT SRAM Dual Port SRAM Features • ANSI Fibre Channel FC compatibility ■ 22 blocks (total of 25,344 bits) of dual-port RAM ■ |
Original |
QL80FC | |
QL5064
Abstract: AA23 PAR64 REQ64 verilog code for 64 bit barrel shifter 132x64 vhdl code for 8 bit barrel shifter BIST code "ESP"
|
Original |
QL5064 Hz/64-bit 19-Jan-99 64-bit ACK64N PAR64 456-PIN QL5064-66S PB456C AA23 PAR64 REQ64 verilog code for 64 bit barrel shifter 132x64 vhdl code for 8 bit barrel shifter BIST code "ESP" | |
132x64
Abstract: PAR64 QL5064 REQ64 CHN 534 quicklogic 5064
|
Original |
QL5064 Hz/64-bit 64-bit 32-bits) busses/100 132x64 PAR64 REQ64 CHN 534 quicklogic 5064 | |
ST CHN t4Contextual Info: QL5064 QuickPCI Data Sheet •••••• 66 MHz/64-bit PCI Master/Target with Embedded Programmable Logic and Dual Port SRAM Device Highlights High Performance PCI Controller • 64-bit/66 MHz Master/Target PCI Controller automatically backwards compatible to 33 MHz |
Original |
QL5064 Hz/64-bit 64-bit/66 32-bits) 64-bit busses/100 ST CHN t4 | |
Contextual Info: QL5064 QuickPCI Data Sheet •••••• 66 MHz/64-bit PCI Master/Target with Embedded Programmable Logic and Dual Port SRAM Device Highlights High Performance PCI Controller • 64-bit/66 MHz Master/Target PCI Controller automatically backwards compatible to 33 MHz |
Original |
QL5064 Hz/64-bit 64-bit/66 32-bits) 64-bit busses/100 | |
CHN 533Contextual Info: QL5064 QuickPCI Data Sheet •••••• 66 MHz/64-bit PCI Master/Target with Embedded Programmable Logic and Dual Port SRAM Device Highlights High Performance PCI Controller • 64-bit/66 MHz Master/Target PCI Controller automatically backwards compatible to 33 MHz |
Original |
QL5064 Hz/64-bit 64-bit/66 32-bits) 64-bit busses/100 CHN 533 | |
Triton P54C
Abstract: cy7c37128 62128 SRAM adapter 48-pin TSOP CY7C37192 CYM74P436 CY3501A CY7C37512 MIB 30 Product Selector Guide
|
Original |
7C147 7C123 7C148 7C149 7C150 7C122 7C167A 7C168A 7C128A 7C187 Triton P54C cy7c37128 62128 SRAM adapter 48-pin TSOP CY7C37192 CYM74P436 CY3501A CY7C37512 MIB 30 Product Selector Guide |