Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    74AC11112 Search Results

    SF Impression Pixel

    74AC11112 Price and Stock

    Rochester Electronics LLC 74AC11112D

    J-K FLIP-FLOP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey 74AC11112D Bulk 1,025 381
    • 1 -
    • 10 -
    • 100 -
    • 1000 $0.79
    • 10000 $0.79
    		Buy Now

    Texas Instruments 74AC11112DR

    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Bristol Electronics 74AC11112DR 2,992
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Get Quote

    Texas Instruments 74AC11112N

    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Quest Components 74AC11112N 16
    • 1 $2.268
    • 10 $1.701
    • 100 $1.4175
    • 1000 $1.4175
    • 10000 $1.4175
    		Buy Now
    Rochester Electronics 74AC11112N 397 1
    • 1 $0.3754
    • 10 $0.3754
    • 100 $0.3529
    • 1000 $0.3191
    • 10000 $0.3191
    		Buy Now

    Texas Instruments 74AC11112D

    74AC11112 - J-K Flip-Flop, AC Series, 2-Func, Negative Edge Triggered, 2-Bit, Complementary Output, PDSO16 '
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Rochester Electronics 74AC11112D 1,025 1
    • 1 $0.7963
    • 10 $0.7963
    • 100 $0.7485
    • 1000 $0.6769
    • 10000 $0.6769
    		Buy Now

    74AC11112 Datasheets (9)

    Part ECAD Model Manufacturer Description Curated Type PDF
    74AC11112 Texas Instruments DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET Original PDF
    74AC11112 Texas Instruments DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET Original PDF
    74AC11112D Texas Instruments DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOP WITH CLEAR AND PRESET Original PDF
    74AC11112D Unknown Historical semiconductor price guide (US$ - 1998). From our catalog scanning project. Historical PDF
    74AC11112D Texas Instruments DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET Scan PDF
    74AC11112DR Texas Instruments Dual J-K Negative-Edge-Triggered Flip-Flops With Clear and Preset Original PDF
    74AC11112N Texas Instruments DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOP WITH CLEAR AND PRESET Original PDF
    74AC11112N Unknown Historical semiconductor price guide (US$ - 1998). From our catalog scanning project. Historical PDF
    74AC11112N Texas Instruments DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET Scan PDF

    74AC11112 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    54AC11112

    Abstract: 74AC11112
    Text: 54AC11112, 74AC11112 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET SCAS073A – JUNE 1989 – REVISED APRIL 1993 • • • • • 54AC11112 . . . J PACKAGE 74AC11112 . . . D OR N PACKAGE TOP VIEW Flow-Through Architecture Optimizes


    Original     		PDF 54AC11112, 74AC11112 SCAS073A 54AC11112 500-mA STD-883C 300-mil 54AC11112 74AC11112

    Untitled

    Abstract: No abstract text available
    Text: 54AC11112, 74AC11112 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET SCAS073A – JUNE 1989 – REVISED APRIL 1993 • • • • • 54AC11112 . . . J PACKAGE 74AC11112 . . . D OR N PACKAGE TOP VIEW Flow-Through Architecture Optimizes


    Original     		PDF 54AC11112, 74AC11112 SCAS073A 54AC11112 500-mA STD-883C 300-mil

    Untitled

    Abstract: No abstract text available
    Text: 54AC11112, 74AC11112 DUAL JĆK NEGATIVEĆEDGEĆTRIGGERED FLIPĆFLOPS WITH CLEAR AND PRESET ăą SCAS073A − JUNE 1989 − REVISED APRIL 1993 • • • • • 54AC11112 . . . J PACKAGE 74AC11112 . . . D OR N PACKAGE TOP VIEW Flow-Through Architecture Optimizes


    Original     		PDF 54AC11112, 74AC11112 SCAS073A 54AC11112 500-mA STD-883C 300-mil

    54AC11112

    Abstract: 74AC11112 2j115
    Text: 54AC11112, 74AC11112 DUAL JĆK NEGATIVEĆEDGEĆTRIGGERED FLIPĆFLOPS WITH CLEAR AND PRESET ăą SCAS073A − JUNE 1989 − REVISED APRIL 1993 • • • • • 54AC11112 . . . J PACKAGE 74AC11112 . . . D OR N PACKAGE TOP VIEW Flow-Through Architecture Optimizes


    Original     		PDF 54AC11112, 74AC11112 SCAS073A 54AC11112 500-mA STD-883C 300-mil 54AC11112 74AC11112 2j115

    54AC11112

    Abstract: 74AC11112
    Text: 54AC11112, 74AC11112 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET SCAS073A – JUNE 1989 – REVISED APRIL 1993 • • • • • 54AC11112 . . . J PACKAGE 74AC11112 . . . D OR N PACKAGE TOP VIEW Flow-Through Architecture Optimizes


    Original     		PDF 54AC11112, 74AC11112 SCAS073A 54AC11112 500-mA STD-883C 300-mil 54AC11112 74AC11112

    SN49LS704

    Abstract: NC-TEX14A-0380 NC-TEX14A SN74HCT38245 sn49ls 74AC11020 SN74BCT38245 sn74s301n TEX39A0380 74AC11132
    Text: TEXAS INSTRUMENTS 1997 Standard Linear and Logic Logic Product Withdrawal Device List June 13 1997 Texas Instruments Semiconductor Group, Standard Linear and Logic, continually monitors worldwide sales and billings activities on all the products offered to


    Original     		PDF SN74ALS38157A SN74ALS38240A SN74ALS38244B SN74ALS38244C SN74ALS38374A SN74ALS38541 SN74ALS677A SN74ALS8003A SN74ALS842 SN74AS131A SN49LS704 NC-TEX14A-0380 NC-TEX14A SN74HCT38245 sn49ls 74AC11020 SN74BCT38245 sn74s301n TEX39A0380 74AC11132

    54AC11112

    Abstract: 74AC11112
    Text: 54AC11112, 74AC11112 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET TI0101— D3334, JU N E 1989— REVISED M AR CH 1990 Flow-Through Architecture to Optimize PCB Layout 54AC11112 . . . J PACKAGE 74AC11112 . . . D OH N PACKAGE TOP VIEW


    OCR Scan     		PDF 54AC11112, 74AC11112 TI0101â D3334, 500-mA 300-mil 54AC11112

    Untitled

    Abstract: No abstract text available
    Text: 54AC11112, 74AC11112 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET T I0 101— 0 3 3 3 4 . JUNE 1989— REVISED MARCH 1990 Flow-Through Architecture to Optimize PCB Layout 54AC11112 . . . J PACKAGE 74AC11112 . . . D OR N PACKAGE TOP VIEW


    OCR Scan     		PDF 54AC11112, 74AC11112 500-mA 300-mil

    Untitled

    Abstract: No abstract text available
    Text: 54AC11112,74AC11112 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET _ Flow-Through Architecture Optimizes PCB Layout D3334, JUNE 1 9 8 9 - REVISED APRIL 1993 54AC11112 . . . J PACKAGE 74AC11112 . . . D OR N PACKAGE


    OCR Scan     		PDF 54AC11112 74AC11112 D3334, 500-mA STD-883C 300-mil 54AC11112 74AC11112 DM435fl

    Untitled

    Abstract: No abstract text available
    Text: 54AC11112,74AC11112 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET D3334, JUNE 1989 - REVISED APRIL 1993 Flow-Through Architecture Optimizes PCB Layout Center-Pin Vqc and GND Configuration Minimizes High-Speed Switching Noise EPIC m Enhanced-Performance Implanted


    OCR Scan     		PDF 54AC11112 74AC11112 D3334, 500-mA STD-883C 300-mil 54AC11112. 74AC11112

    Untitled

    Abstract: No abstract text available
    Text: 54ACT11109,74ACT11109 DUALJ-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET D2957, FEBRUARY 1987 - REVISED APRIL 1993_ logic symbol* 1Q 1Q 2Q 2Q t This symbol is In accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


    OCR Scan     		PDF 54ACT11109 74ACT11109 D2957, fl3bl723

    ACT11112

    Abstract: No abstract text available
    Text: 74AC/ACT11112 Signetics Dual J-K Flip-Flop with Set and Reset; Negative Edge-Triggered Product Specification ACL Products GENERAL INFORMATION FEATURES • Output capability: ±24 mA • CMOS AC and TTL (ACT) voltage level inputs C O N D IT IO N S T . = 25°C; G N D = OV;


    OCR Scan     		PDF 74AC/ACT11112 esetAC/ACT11112 10MHz ACT11112