74AC11157 Search Results
74AC11157 Price and Stock
Rochester Electronics LLC 74AC11157DWRMUX, AC SERIES |
|||||||||||
Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
![]() |
74AC11157DWR | Bulk | 2,800 | 342 |
|
Buy Now | |||||
Texas Instruments 74AC11157DWR74AC11157DWR |
|||||||||||
Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
![]() |
74AC11157DWR | 2,800 | 355 |
|
Buy Now | ||||||
![]() |
74AC11157DWR | 2,800 | 1 |
|
Buy Now | ||||||
Texas Instruments 74AC11157DWIC,LOGIC MUX,QUAD,2-INPUT,AC-CMOS,SOP,20PIN,PLASTIC |
|||||||||||
Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
![]() |
74AC11157DW | 188 |
|
Buy Now | |||||||
![]() |
74AC11157DW | 600 |
|
Get Quote | |||||||
![]() |
74AC11157DW | 980 |
|
Get Quote | |||||||
Texas Instruments 74AC11157Peripheral ICs |
|||||||||||
Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
![]() |
74AC11157 | 1,298 |
|
Get Quote | |||||||
Texas Instruments 74AC11157JPeripheral ICs |
|||||||||||
Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
![]() |
74AC11157J | 1,179 |
|
Get Quote |
74AC11157 Datasheets (13)
Part | ECAD Model | Manufacturer | Description | Curated | Datasheet Type | PDF Size | Page count | |
---|---|---|---|---|---|---|---|---|
74AC11157 |
![]() |
QUADRUPLE 2-LINE TO 1-LINE DATA SELECTOR/MULTIPLEXER | Original | 89.07KB | 5 | |||
74AC11157 |
![]() |
QUADRUPLE 2-LINE TO 1-LINE DATA SELECTOR/MULTIPLEXER | Original | 69.7KB | 5 | |||
74AC11157 |
![]() |
Quad 2 Input Multiplexer | Scan | 149.07KB | 6 | |||
74AC11157D |
![]() |
5 V, quad 2-input multiplexer | Scan | 149.07KB | 6 | |||
74AC11157DW |
![]() |
74AC11157 - Quadruple 2-Line To 1-Line Data Selectors/Multiplexers 20-SOIC -40 to 85 | Original | 79.89KB | 6 | |||
74AC11157DW |
![]() |
Multiplexer, Quad, 2-Input, CMOS, 20-SOP | Original | 69.7KB | 5 | |||
74AC11157DW |
![]() |
Quadruple 2-Line To 1-Line Data Selectors/Multiplexers 20-SOIC -40 to 85 | Original | 90.38KB | 7 | |||
74AC11157DWR |
![]() |
Quadruple 2-Line To 1-Line Data Selectors/Multiplexers | Original | 101.03KB | 6 | |||
74AC11157DWR |
![]() |
Quadruple 2-Line To 1-Line Data Selectors/Multiplexers 20-SOIC -40 to 85 | Original | 90.38KB | 7 | |||
74AC11157N |
![]() |
74AC11157 - Quadruple 2-Line To 1-Line Data Selectors/Multiplexers 20-PDIP -40 to 85 | Original | 79.89KB | 6 | |||
74AC11157N |
![]() |
Multiplexer, Quad, 2-Input, CMOS, 20-DIP | Original | 69.7KB | 5 | |||
74AC11157N |
![]() |
Quadruple 2-Line To 1-Line Data Selectors/Multiplexers 20-PDIP -40 to 85 | Original | 90.38KB | 7 | |||
74AC11157N |
![]() |
5 V, quad 2-input multiplexer | Scan | 149.07KB | 6 |
74AC11157 Datasheets Context Search
Catalog Datasheet | Type | Document Tags | |
---|---|---|---|
Contextual Info: 74AC11157 QUADRUPLE 2-LINE TO 1-LINE DATA SELECTOR/MULTIPLEXER SCAS183 – D2957, JULY 1989 – REVISED APRIL 1993 • • • • • DW OR N PACKAGE TOP VIEW Flow-Through Architecture Optimizes PCB Layout Center-Pin VCC and GND Pin Configurations Minimize High-Speed Switching Noise |
Original |
74AC11157 SCAS183 D2957, 500-mA 300-mil | |
Contextual Info: 74AC11157 QUADRUPLE 2ĆLINE TO 1ĆLINE DATA SELECTOR/MULTIPLEXER ą ą SCAS183 − D2957, JULY 1989 − REVISED APRIL 1993 • • • • • DW OR N PACKAGE TOP VIEW Flow-Through Architecture Optimizes PCB Layout Center-Pin VCC and GND Pin Configurations |
Original |
74AC11157 SCAS183 D2957, 500-mA 300-mil | |
74AC11157
Abstract: D2957 54AC11157
|
OCR Scan |
54AC11157, 74AC11157 TI0107â 500-mA 300-mil 54AC11157 74AC11157 D2957 54AC11157 | |
74AC11157
Abstract: 74AC11157DW 74AC11157DWR 74AC11157N D2957
|
Original |
74AC11157 SCAS183 D2957, 500-mA 300-mil 74AC11157 74AC11157DW 74AC11157DWR 74AC11157N D2957 | |
74AC11157
Abstract: D2957
|
Original |
74AC11157 SCAS183 D2957, 500-mA 300-mil 74AC11157 D2957 | |
Contextual Info: 74AC11157 QUADRUPLE 2-LINE TO 1-LINE DATA SELECTOR/MULTIPLEXER SCAS183 – D2957, JULY 1989 – REVISED APRIL 1993 • • • • • DW OR N PACKAGE TOP VIEW Flow-Through Architecture Optimizes PCB Layout Center-Pin VCC and GND Pin Configurations Minimize High-Speed Switching Noise |
Original |
74AC11157 SCAS183 D2957, 500-mA 300-mil | |
Contextual Info: 74AC11157 QUADRUPLE 2-LINE TO 1-LINE DATA SELECTOR/MULTIPLEXER SCAS183 - D2957, JULY 1989 - REVISED APRIL 1993 DW OR N PACKAGE {TOP VIEW Flow-Through Architecture Optimizes PCB Layout Center-Pin Vcc and GND Pin Configurations Minimize High-Speed Switching Noise |
OCR Scan |
74AC11157 SCAS183 D2957, 500-mA 300-mil | |
B1A16Contextual Info: S4AC11157, 74AC11157 QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS TI0107—D2957, JULY 1989— REVISED MARCH 1990 54AC11157 . . . J PACKAGE 74AC11157 DW OR N PACKAGE • Buffered Inputs and Outputs Flow-Through Architecture to Optimize PCB Layout |
OCR Scan |
S4AC11157, 74AC11157 TI0107--D2957, 500-mA 300-mil 54AC11157 74AC11157 13C11157, TI0107-- B1A16 | |
16 line to 4 multiplexer ICContextual Info: 74AC11157 QUADRUPLE 2-LINE TO 1-LINE DATA SELECTOR/MULTIPLEXER SCAS183 - D2957, JULY 1989 - REVISED APRIL 1993 Flow-Through Architecture Optimizes PC B Layout DW O R N PACKAGE TOP VIEW Center-PIn V c c and GND Pin Configurations Minimize High-Speed Switching Noise |
OCR Scan |
74AC11157 SCAS183 D2957, 500-mA 300-mil 16 line to 4 multiplexer IC | |
Contextual Info: 74AC11157 QUADRUPLE 2ĆLINE TO 1ĆLINE DATA SELECTOR/MULTIPLEXER ą ą SCAS183 − D2957, JULY 1989 − REVISED APRIL 1993 • • • • • DW OR N PACKAGE TOP VIEW Flow-Through Architecture Optimizes PCB Layout Center-Pin VCC and GND Pin Configurations |
Original |
74AC11157 SCAS183 D2957, 500-mA 300-mil | |
Contextual Info: 74AC11157 QUADRUPLE 2ĆLINE TO 1ĆLINE DATA SELECTOR/MULTIPLEXER ą ą SCAS183 − D2957, JULY 1989 − REVISED APRIL 1993 • • • • • DW OR N PACKAGE TOP VIEW Flow-Through Architecture Optimizes PCB Layout Center-Pin VCC and GND Pin Configurations |
Original |
74AC11157 SCAS183 D2957, 500-mA 300-mil | |
Contextual Info: 74AC11157 QUADRUPLE 2ĆLINE TO 1ĆLINE DATA SELECTOR/MULTIPLEXER ą ą SCAS183 − D2957, JULY 1989 − REVISED APRIL 1993 • • • • • DW OR N PACKAGE TOP VIEW Flow-Through Architecture Optimizes PCB Layout Center-Pin VCC and GND Pin Configurations |
Original |
74AC11157 SCAS183 D2957, 500-mA 300-mil | |
Contextual Info: 74AC11157 QUADRUPLE 2-LINE TO 1-LINE DATA SELECTOR/MULTIPLEXER SCAS183 – D2957, JULY 1989 – REVISED APRIL 1993 • • • • • DW OR N PACKAGE TOP VIEW Flow-Through Architecture Optimizes PCB Layout Center-Pin VCC and GND Pin Configurations Minimize High-Speed Switching Noise |
Original |
74AC11157 SCAS183 D2957, 500-mA 300-mil | |
Contextual Info: 74AC11157 QUADRUPLE 2-LINE TO 1-LINE DATA SELECTOR/MULTIPLEXER SCAS183 – D2957, JULY 1989 – REVISED APRIL 1993 • • • • • DW OR N PACKAGE TOP VIEW Flow-Through Architecture Optimizes PCB Layout Center-Pin VCC and GND Pin Configurations Minimize High-Speed Switching Noise |
Original |
74AC11157 SCAS183 D2957, 500-mA 300-mil | |
|
|||
74AC11157
Abstract: 74AC11157DW 74AC11157DWR 74AC11157N D2957
|
Original |
74AC11157 SCAS183 D2957, 500-mA 300-mil 74AC11157 74AC11157DW 74AC11157DWR 74AC11157N D2957 | |
2a117Contextual Info: 54AC11158, 74AC11158 QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS TI010&— D 2957 JULY 1969— REVISED MARCH 1990 Flow-Through Architecture to Optimize PCB Layout 54AC11158 . . . J PACKAGE 74AC11158 . . . DW OR N PACKAGE TOP VIEW Center-Pin V c c and GND Configurations to |
OCR Scan |
54AC11158, 74AC11158 TI010 500-mA 300-mil 54AC11158 74AC11158 2a117 | |
74AC11157
Abstract: 74AC11157D 74AC11157N 74ACT11157 74ACT11157D 74ACT11157N
|
OCR Scan |
74AC/ACT11157 74AC/ACT11157 500ft 10MHz 74AC11157 74AC11157D 74AC11157N 74ACT11157 74ACT11157D 74ACT11157N | |
SN49LS704
Abstract: NC-TEX14A-0380 NC-TEX14A SN74HCT38245 sn49ls 74AC11020 SN74BCT38245 sn74s301n TEX39A0380 74AC11132
|
Original |
SN74ALS38157A SN74ALS38240A SN74ALS38244B SN74ALS38244C SN74ALS38374A SN74ALS38541 SN74ALS677A SN74ALS8003A SN74ALS842 SN74AS131A SN49LS704 NC-TEX14A-0380 NC-TEX14A SN74HCT38245 sn49ls 74AC11020 SN74BCT38245 sn74s301n TEX39A0380 74AC11132 | |
Contextual Info: TEXAS INSTR LOGIC Ô clt.l723 GDôflS^M T 31E D 54AC11158, 74AC11158 QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS T - 1 110108— 02957, JULY 1989— REVISED MARCH 1990 5 4 A C 1 1 1 5 8 .J P A C K A G E 74AC11158 . DW O R N P A C K A G E Flow-Through Architecture to Optimize P C B |
OCR Scan |
54AC11158, 74AC11158 500-mA 300-mil | |
TI010
Abstract: 74AC 74AC11157 74AC11158 D2957 54AC11158
|
OCR Scan |
54AC11158, 74AC11158 TI0108â D2957, 500-mA 300-mil TI0108 TI010 74AC 74AC11157 D2957 54AC11158 |