Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    74HC112 PIN DIAGRAM Search Results

    74HC112 PIN DIAGRAM Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    CS-DSDMDB09MF-010 Amphenol Cables on Demand Amphenol CS-DSDMDB09MF-010 9-Pin (DB9) Deluxe D-Sub Cable - Copper Shielded - Male / Female 10ft Datasheet
    CS-DSDMDB15MF-002.5 Amphenol Cables on Demand Amphenol CS-DSDMDB15MF-002.5 15-Pin (DB15) Deluxe D-Sub Cable - Copper Shielded - Male / Female 2.5ft Datasheet
    CS-DSDMDB15MM-025 Amphenol Cables on Demand Amphenol CS-DSDMDB15MM-025 15-Pin (DB15) Deluxe D-Sub Cable - Copper Shielded - Male / Male 25ft Datasheet
    CS-DSDMDB25MM-010 Amphenol Cables on Demand Amphenol CS-DSDMDB25MM-010 25-Pin (DB25) Deluxe D-Sub Cable - Copper Shielded - Male / Male 10ft Datasheet
    CS-DSDMDB37MM-002.5 Amphenol Cables on Demand Amphenol CS-DSDMDB37MM-002.5 37-Pin (DB37) Deluxe D-Sub Cable - Copper Shielded - Male / Male 2.5ft Datasheet

    74HC112 PIN DIAGRAM Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    CD54HC112F3A

    Abstract: CD54HCT112F3A CD74HC112E CD74HCT112E IC 74HC112 74HC112
    Text: [ /Title CD74 HC112 , CD74 HCT11 2 /Subject (Dual J-K FlipFlop with Set and Reset Nega- CD54/74HC112, CD54/74HCT112 Data sheet acquired from Harris Semiconductor SCHS141A Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger March 1998 - Revised May 2000


    Original     		PDF HC112 HCT11 CD54/74HC112, CD54/74HCT112 SCHS141A HC112 HCT112 CD54HC112F3A CD54HCT112F3A CD74HC112E CD74HCT112E IC 74HC112 74HC112

    74HC112

    Abstract: IC 74HC112
    Text: [ /Title CD74 HC112 , CD74 HCT11 2 /Subject (Dual J-K FlipFlop with Set and Reset Nega- CD54/74HC112, CD54/74HCT112 Data sheet acquired from Harris Semiconductor SCHS141C Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger March 1998 - Revised July 2002


    Original     		PDF CD54/74HC112, CD54/74HCT112 SCHS141C HC112 HCT11 74HC112 IC 74HC112

    74HC112

    Abstract: data sheet IC 74HC112 CD54HC112F3A CD54HCT112F3A CD74HC112E CD74HC112NSR
    Text: [ /Title CD74 HC112 , CD74 HCT11 2 /Subject (Dual J-K FlipFlop with Set and Reset Nega- CD54/74HC112, CD54/74HCT112 Data sheet acquired from Harris Semiconductor SCHS141B Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger March 1998 - Revised March 2002


    Original     		PDF HC112 HCT11 CD54/74HC112, CD54/74HCT112 SCHS141B HC112 HCT112 74HC112 data sheet IC 74HC112 CD54HC112F3A CD54HCT112F3A CD74HC112E CD74HC112NSR

    Untitled

    Abstract: No abstract text available
    Text: [ /Title CD74 HC112 , CD74 HCT11 2 /Subject (Dual J-K FlipFlop with Set and Reset Nega- CD54/74HC112, CD54/74HCT112 Data sheet acquired from Harris Semiconductor SCHS141E Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger March 1998 - Revised January 2003


    Original     		PDF CD54/74HC112, CD54/74HCT112 SCHS141E HC112 HCT112

    IC 74HC112

    Abstract: 74HC112
    Text: [ /Title CD74 HC112 , CD74 HCT11 2 /Subject (Dual J-K FlipFlop with Set and Reset Nega- CD54/74HC112, CD54/74HCT112 Data sheet acquired from Harris Semiconductor SCHS141A Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger March 1998 - Revised May 2000


    Original     		PDF CD54/74HC112, CD54/74HCT112 SCHS141A HC112 HCT112 loSZZU001B, SDYU001N, SCET004, SCAU001A, CD74HC112E IC 74HC112 74HC112

    8408801EA

    Abstract: No abstract text available
    Text: [ /Title CD74 HC112 , CD74 HCT11 2 /Subject (Dual J-K FlipFlop with Set and Reset Nega- CD54/74HC112, CD54/74HCT112 Data sheet acquired from Harris Semiconductor SCHS141E Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger March 1998 - Revised January 2003


    Original     		PDF CD54/74HC112, CD54/74HCT112 SCHS141E HC112 HCT112 59628970201EA CD54HCT112F3A 5962View 8970201EA 8408801EA

    IC 74HC112

    Abstract: HC112
    Text: [ /Title CD74 HC112 , CD74 HCT11 2 /Subject (Dual J-K FlipFlop with Set and Reset Nega- CD54/74HC112, CD54/74HCT112 Data sheet acquired from Harris Semiconductor SCHS141B Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger March 1998 - Revised March 2002


    Original     		PDF CD54/74HC112, CD54/74HCT112 SCHS141B HC112 HCT112 SDYZ001A, CD74HC112E CD74HC112M96 CD74HC112NSR CD74HC112PWR IC 74HC112

    74HC112

    Abstract: 74VHC112 74VHC112M 74VHC112MTC 74VHC112N 74VHC112SJ M16A M16D MTC16 VHC112
    Text: 74VHC112 Dual J-K Flip-Flops with Preset and Clear General Description The VHC112 is an advanced high speed CMOS device fabricated with silicon gate CMOS technology. It achieves the high-speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation.


    Original     		PDF 74VHC112 VHC112 74HC112 74VHC112 74VHC112M 74VHC112MTC 74VHC112N 74VHC112SJ M16A M16D MTC16

    VHC112

    Abstract: 74VHC112M 74HC112 74VHC112 74VHC112MTC 74VHC112N 74VHC112SJ M16A M16D MTC16
    Text: Revised April 1999 74VHC112 Dual J-K Flip-Flops with Preset and Clear General Description The VHC112 is an advanced high speed CMOS device fabricated with silicon gate CMOS technology. It achieves the high-speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation.


    Original     		PDF 74VHC112 VHC112 74VHC112 74VHC112M 74HC112 74VHC112MTC 74VHC112N 74VHC112SJ M16A M16D MTC16

    IC 74HC112

    Abstract: JK flip flop IC diagram 74LS112 JK EDGE TRIGGERED FLIP FLOP 74ls112 pin diagram 74ls112 function table 74HC112 Toggle flip flop IC M54HC112 M54HC112F1R M74HC112
    Text: M54HC112 M74HC112 DUAL J-K FLIP FLOP WITH PRESET AND CLEAR . . . . . . . . HIGH SPEED fMAX = 67 MHz TYP. AT VCC = 5 V LOW POWER DISSIPATION ICC = 2 µA AT TA = 25 °C HIGH NOISE IMMUNITY VNIH = VNIL = 28 % VCC (MIN.) OUTPUT DRIVE CAPABILITY 10 LSTTL LOADS


    Original     		PDF M54HC112 M74HC112 54/74LS112 M54HC112F1R M74HC112M1R M74HC112B1R M74HC112C1R M54/74HC112 IC 74HC112 JK flip flop IC diagram 74LS112 JK EDGE TRIGGERED FLIP FLOP 74ls112 pin diagram 74ls112 function table 74HC112 Toggle flip flop IC M54HC112 M54HC112F1R M74HC112

    12123

    Abstract: 74HC112 74VHC112 74VHC112M 74VHC112MTC 74VHC112N 74VHC112SJ M16A M16D MTC16
    Text: 74VHC112 Dual J-K Flip-Flops with Preset and Clear General Description The ’VHC112 is an advanced high speed CMOS device fabricated with silicon gate CMOS technology It achieves the high-speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation


    Original     		PDF 74VHC112 VHC112 12123 74HC112 74VHC112 74VHC112M 74VHC112MTC 74VHC112N 74VHC112SJ M16A M16D MTC16

    74HC112 pin diagram

    Abstract: 74ls112 function table 74HC112
    Text: M54HC112 M74HC112 SGS-THOMSON G L ì[LI TF[^ 5 RQ0© i DUAL J-K FLIP FLOP WITH PRESET AND CLEAR • HIGH SPEED fMAX= 59 MHz (Typ.) at VCC= 5V LOW POWER DISSIPATION Icc = 2 at TA = 25°C ■ HIGH NOISE IMMUNITY V nih = V Nil = 28% Vcc (MIN.) ■ OUTPUT DRIVE CAPABILITY


    OCR Scan     		PDF M54HC112 M74HC112 M74HC112 54/74LS112 M54/74HC112 M54/74HC112 74HC112 pin diagram 74ls112 function table 74HC112

    74hc112

    Abstract: No abstract text available
    Text: M54HC112 M74HC112 SCSTHOMSON m DUAL J-K FLIP FLOP WITH PRESET AND CLEAR a HIGH SPEED fMAX = 59 MHz Typ. at VCC= 5V LOW POWER DISSIPATION lCC = 2 (iA at Ta = 25°C • HIGH NOISE IMMUNITY VNIH = VNIL= 28% Vcc (MIN.) ■ OUTPUT DRIVE CAPABILITY 10 LSTTL LOADS


    OCR Scan     		PDF M54HC112 M74HC112 54/74LS112 M54/74HC112 M54HC112/M74HCis M54/74HC112 74hc112

    IC 74HC112

    Abstract: 74HC112 pin diagram motorola 5118 setup 74HC112A 74HC112
    Text: MOTOROLA SC {LOGIC} DE D b3t.7SSS GDftDlflE 4 |~~ -01 MOTOROLA SEMICONDUCTOR TECHNICAL DATA MC54/74HC112 Dual J-K Flip-Flop w ith Set and Reset J SUFFIX CERAMIC CASE 620-09 High-Performance Silicon-Gate CMOS The MC54/74HC112 is identical in pinout to the LS112. The device inputs are


    OCR Scan     		PDF MC54/74HC112 LS112. HC112 MC54/74HC112 IC 74HC112 74HC112 pin diagram motorola 5118 setup 74HC112A 74HC112

    74ls112 pin diagram

    Abstract: 74HC112
    Text: GD54/74HC112, GD54/74HCT112 DUAL J-K FLIP-FLOPS WITH PRESET & CLEAR General Description These devices are identical in pinout to the 54/74LS112. They consist of two J-K flip-flops with individual J, K, CLOCK, PRESET, and CLEAR in­ puts. These flip-flops are edge sensitive to the clock


    OCR Scan     		PDF GD54/74HC112, GD54/74HCT112 54/74LS112. 74ls112 pin diagram 74HC112

    74HC112 pin diagram

    Abstract: 74HC112 74HC112D IC 74HC112
    Text: MOTOROLA SEMICONDUCTOR TECHNICAL DATA MC54/74HC112 D u al J-K Flip-Flop w ith S e t and Reset J SUFFIX CERAMIC CASE 620-09 High-Performance Silicon-Gate CMOS T h e M C 5 4 / 7 4 H C 1 1 2 is id e n ti c a l in p i n o u t : o t h e L S 1 12. T h e d e v ic e in p u t s are


    OCR Scan     		PDF MC54/74HC112 74HC112 pin diagram 74HC112 74HC112D IC 74HC112

    MC54HC112

    Abstract: No abstract text available
    Text: MOTOROLA • SEMICONDUCTOR TECHNICAL DATA MC54/74HC112 Dual J-K Flip-Flop w ith Set and Reset J SUFFIX CERAMIC CASE 620-09 High-Performance Silicon-Gate CMOS The M C 54/74H C 11 2 is id entical in p in o u t to the LS112. The device in p u ts are c o m p a tib le w ith standard C M O S o u tp u ts ; w ith p u llu p resistors, th e y are c o m p a tib le


    OCR Scan     		PDF MC54/74HC112 MC54HC112 MC74HC112 LS112. HC112

    Untitled

    Abstract: No abstract text available
    Text: SbE D • 7 * ^ 2 3 7 OGB'îflm 2S7 ■ S G T H S G S -T H O M S O N M 5 4 H C Ï 12 LiOT KDD i M 7 4 H C 1 12 6 S-THOMSON ’T-HÙ-ÔT-OT DUAL J-K FLIP FLOP WITH PRESET AND CLEAR ■ HIGH SPEED fMAX = 59 MHz (Typ. at VCC= 5V LOW POWER DISSIPATION Ice = 2 jiA at TA = 25°C


    OCR Scan     		PDF 280/o 54/74LS112 74HC112 S-10216

    74HC112

    Abstract: No abstract text available
    Text: 112 National & ADVANCE INFORMATION Semiconductor 74VHC112 Dual J-K Flip-Flops with Preset and Clear General Description These high speed 30 MHz minimum J-K Flip-Flops utilize advanced high-speed CMOS technology to achieve the low power consumption and high noise immunity of standard


    OCR Scan     		PDF 74VHC112 74HC112 TL/F/12123-1 TL/F/12123-3 TL/F/12123-2 bSD1122 74HC112

    74HC112 pin diagram

    Abstract: 74hc112 IC 74HC112 74ls112 waveform 74HC74 54HC 74HC M54HC112 M54HC112F1 M74HC112
    Text: M54HC112 M74HC112 S G S -T H O M S O N K * [ f 3 HkHOT®üao S DUAL J-K FLIP FLOP WITH PRESET AND CLEAR • HIGH SPEED fMAX= 59 MHz Typ. at V c c = 5V LOW POWER DISSIPATION Ic c = 2 /iA at TA = 25 °C ■ HIGH NOISE IM M U NITY V n IH = V n i l = 28°/ o VCC (MIN.)


    OCR Scan     		PDF M54HC112 M74HC112 54/74LS112 M54/74HC112 M54HC112/M74HC112 M54/74HC112 K50V- 74HC112 pin diagram 74hc112 IC 74HC112 74ls112 waveform 74HC74 54HC 74HC M54HC112F1 M74HC112

    74HC112

    Abstract: J-K Flip-Flops
    Text: aJ fw National , , Semiconductor ADVANCE INFORMATION 74VHC112 Dual J-K Flip-Flops with Preset and Clear General Description These high speed 30 MHz minimum J-K Flip-Flops utilize advanced high-speed CMOS technology to achieve the low power consumption and high noise immunity of standard


    OCR Scan     		PDF 74VHC112 74HC112 74HC112 J-K Flip-Flops

    54HC112

    Abstract: No abstract text available
    Text: SN54HC112, SN74HC112 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET 02684, DECEMBER 1982-REVISED SEPTEMBER 1987 SN54HC112 . . . J PACKAGE SN74HC112 . . . D OR N PACKAGE TOP VIEW ] 1CLK C 1 O l 6 H V CC i k C 2 15 3 1CLR 14 H 2CLR u [ 3


    OCR Scan     		PDF SN54HC112, SN74HC112 1982-REVISED 300-mil SN54HC112 SN74HC112 SN54HC112 54HC112

    74HC112

    Abstract: 74LS112 JK EDGE TRIGGERED FLIP FLOP
    Text: f Z T SGS-THOMSON ^ 7 # « [fM L E O ïM K S M54HC112 M74HC112 DUAL J-K FLIP FLOP WITH PRESET AND CLEAR . HIGHSPEED fMAX = 67 MHz TYP. AT Vcc = 5 V • LOW POWER DISSIPATION Ice = 2 |jA AT T a = 25 ’C ■ HIGH NOISE IMMUNITY V nih = V n il = 28 % V c c (MIN.)


    OCR Scan     		PDF M54HC112 M74HC112 54/74LS112 M54/74HC112 74HC112 74LS112 JK EDGE TRIGGERED FLIP FLOP

    Untitled

    Abstract: No abstract text available
    Text: / = T ^ 7# M 5 4 H C 1 12 M 7 4 H C 1 12 S G S -T H O M S O N ü M tM U liO T O K S DUAL J-K FLIP FLOP WITH PRESET AND CLEAR • HIGH SPEED fMAX = 67 MHz TYP. AT Vcc = 5 V ■ LOW POWER DISSIPATION Ice = 2 |aA AT T a = 25 "C ■ HIGH NOISE IMMUNITY Vnih = Vnil = 28 % Vcc (MIN.)


    OCR Scan     		PDF 54/74LS112 M54HC112F1R M74HC112B1R M54/74H M54/M74HC112