la 7830
Abstract: AM29116 D-latch circuit in register la 4660 AM29118 CD3024 GD3024
Text: Am29118 Eight-Bit Am29116 I/O Support > 3 DISTINCTIVE CHARACTERISTICS N to • • • 24 mA output current sink capability 24-pin 0.3-inch slim package Additional accumulator to support certain Am29116 applications. Eight-bit bidirectional I/O port Reads both registers on A-port
|
OCR Scan
|
PDF
|
Am291Ã
Am29116
24-pin
Am29118
Am2952.
AIS-RRD-15M-1
la 7830
D-latch circuit in register
la 4660
CD3024
GD3024
|
ci 0925 -PPL
Abstract: AM29118 d-latch AM29116 CD3024 c00102 AM2952
Text: Am29118 Eight-Bit A m 29 116 I/O Support > i DISTINCTIVE CHARACTERISTICS 10 0 • • • 24 mA output current sink capability 24-pin 0.3-inch slim package Additional accumulator to support certain Am29116 applications. Eight-bit bidirectional I/O port Reads both registers on A-port
|
OCR Scan
|
PDF
|
Am29118
Am29116
24-pin
Am2952.
AIS-RRD-15M-11/86-0
ci 0925 -PPL
d-latch
CD3024
c00102
AM2952
|
29118
Abstract: AM2952A
Text: Am29118 Eight-Bit Am29116 I/O Support DISTINCTIVE CHARACTERISTICS Eight-bit bidirectional I/O port Reads both registers on A-port Separate clock, clock enable and three-state output enable to synchronize data between two bidirectional buses 24mA output current sink capability
|
OCR Scan
|
PDF
|
Am29118
Am29116
24-pin
Am2952.
Am2952A
05182B
29118
|
yd 803 ic
Abstract: yd 803 a yd 803 ou equivalent
Text: NOV 2 1 j g j f Am 29Cl17 16-Bit CMOS Microprocessor > 3 M <0 DISTINCTIVE CHARACTERISTICS • • • • Instruction Set is identical to the Am29C1t6 - The Am29C117 has an identical architecture and instruction set with the exception of the two-port I/O structure and the additional Two-Address Immediate
|
OCR Scan
|
PDF
|
29Cl17
16-Bit
Am29C117-2
Am29C1t6
Am29C117
68-Lead
yd 803 ic
yd 803 a
yd 803 ou equivalent
|
programmable pipeline microcode memory
Abstract: Am2942 branch conditional unconditional instruction cmux CCCN 10MHz
Text: ZU 6ZU 1V Am29112 A High-Performance 8-Bit Slice Microprogram Sequencer DISTINCTIVE CHARACTERISTICS Expandable 8-bit Slice, cascadable up to 16-bits Deep stack A 33 deep on-chip stack is used for subroutine link age, interrupt handling and loop control.
|
OCR Scan
|
PDF
|
Am29112
16-bits
16-bit
Am2B112
3657A
programmable pipeline microcode memory
Am2942
branch conditional unconditional instruction
cmux
CCCN 10MHz
|
Am29751
Abstract: 29707 A2707
Text: Am29705A/707 Am29705A/707 16-Word by 4-Bit 2-Port RAM DISTINCTIVE CHARACTERISTICS Am29707 offers 20% improved cycle tim e over Am29705A when used with Am29203 in three address architecture Am29705A is a pin-for-pin replacem ent fo r the Am29705 but is significantly fester on critical paths
|
OCR Scan
|
PDF
|
Am29705A/707
16-Word
Am29707
Am29705A
Am29203
Am29705
Am29751
29707
A2707
|
Am29751
Abstract: Am29203 AM29705 am29751a
Text: Am29705A/707 Am29705A/707 16-Word by 4-Bit 2-Port RAM DISTINCTIVE CHARACTERISTICS • • • • • Am29707 offers 20% improved cycle tim e over Am29705A when used with Am29203 in three address architecture Am29705A is a pin-for-pin replacem ent fo r the
|
OCR Scan
|
PDF
|
Am29705A/707
16-Word
Am29707
Am29705A
Am29203
Am29705
Am29751
am29751a
|
AM29PL141
Abstract: am29pl131 Am29CPL141
Text: A m 2 9 P L 131 Field-Programmable Controller FPC ADVANCE INFORMATION • • • • • 29 instructions - Conditional branching - Conditional looping - Conditional subroutine call - Multiway branch Implements complex state machines 7 conditional registered inputs, 12 outputs
|
OCR Scan
|
PDF
|
Am29PL131
64-word
28-bit
15-MHz
24-pin
Am29PL141
AIS-CP-15M-4/8B-0
Am29CPL141
|
29C116
Abstract: 12M03 2nacc TI430 Am29130 16 to 30 Bit Shift Register ScansUX971 N10100 YJ 1100 6
Text: Am29C116/116-1/116-2 1 6 -Bit a GMOS Microprocessors DISTINCTIVE CHARACTERISTICS Am29C116 Supports up to 100-ns system cycle time. Less than 1watt power dissipation and equivalent performance to the bipolar Am29116. Am29C116-1 Faster, speed-select version of the Am29C116 90 ns .
|
OCR Scan
|
PDF
|
Am29C116/116-1/116-2
16-Bit
Am29C116
100-ns
Am29116
Am29C116-1
Am29C
80-ns
29C116
12M03
2nacc
TI430
Am29130 16 to 30 Bit Shift Register
ScansUX971
N10100
YJ 1100 6
|
Am29751
Abstract: am29751a AM707 am29203
Text: Am29705A/707 Am29705A/707 16-Word by 4-Bit 2-Port RAM DISTINCTIVE CHARACTERISTICS Am29707 offers 20% improved cycle tim e over Am29705A when used with Am29203 in three address architecture Am29705A is a pin-for-pin replacem ent fo r the Am29705 but is significantly fester on critical paths
|
OCR Scan
|
PDF
|
Am29705A/707
16-Word
Am29707
Am29705A
Am29203
Am29705
Am29751
am29751a
AM707
|
ti31
Abstract: 29PL141 A12Q OE57S P113 P115 T121 am29pl131 programmable pipeline microcode memory 16x16 barrel shifter with flipflop
Text: ADVANCED MICRO DEVICES Tfc. DE^0HS7S2S T 'W ,-I3 -L I7 A m 2 9 P L 1 4 2 Field-Programmable Controller FPC 0G27304 n > 3 DISTINCTIVE CHARACTERISTICS VO <0 • • • • • Implements complex state machines 8 conditional inputs, 16 outputs 128-word by 34-bit PROM
|
OCR Scan
|
PDF
|
Am29PL142
128-word
34-bit
20-MHz
28-pin
AIS-CP-15M-03/88-0
ti31
29PL141
A12Q
OE57S
P113
P115
T121
am29pl131
programmable pipeline microcode memory
16x16 barrel shifter with flipflop
|
y01s
Abstract: graphics controller 40 pin dip AM29116 AM29116A AM29L116A A2ND TPA 1515 ScansUX970
Text: a Am29116 Family High-Performance 16-Bit Bipolar Microprocessors PRELIMINARY > 3 DISTINCTIVE CHARACTERISTICS to CO Optimized for High-Performance Controllers Excellent solution for applications requiring speed and bit-manipulation power. Fast The Am29116 supports 100-ns microcycle time/10-MHz
|
OCR Scan
|
PDF
|
Am29116
16-Bit
100-ns
time/10-MHz
32-Working
Am29116A
Am29L11
y01s
graphics controller 40 pin dip
AM29L116A
A2ND
TPA 1515
ScansUX970
|
