Part Number
    Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    CY7C1371DV33 Search Results

    CY7C1371DV33 Datasheets (2)

    Part ECAD Model Manufacturer Description Datasheet Type PDF PDF Size Page count
    CY7C1371DV33-133AXI
    Cypress Semiconductor Memory, Integrated Circuits (ICs), IC SRAM 18MBIT 133MHZ 100TQFP Original PDF 29
    CY7C1371DV33-133BZI
    Cypress Semiconductor Memory, Integrated Circuits (ICs), IC SRAM 18MBIT 133MHZ 165FBGA Original PDF 29
    SF Impression Pixel

    CY7C1371DV33 Price and Stock

    Select Manufacturer

    Infineon Technologies AG CY7C1371DV33-133BZI

    IC SRAM 18MBIT PARALLEL 165FBGA
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey CY7C1371DV33-133BZI Tray
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    Buy Now

    Infineon Technologies AG CY7C1371DV33-133AXI

    IC SRAM 18MBIT PARALLEL 100TQFP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey CY7C1371DV33-133AXI Tray 72
    • 1 -
    • 10 -
    • 100 $24.46
    • 1000 $24.46
    • 10000 $24.46
    Buy Now

    Cypress Semiconductor CY7C1371DV33-133BZI

    ZBT SRAM, 512KX36, 6.5ns PBGA165
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Rochester Electronics CY7C1371DV33-133BZI 783 1
    • 1 -
    • 10 -
    • 100 $26.01
    • 1000 $23.27
    • 10000 $21.90
    Buy Now

    CY7C1371DV33 Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    CY7C1371DV33

    Contextual Info: CY7C1371DV33 18-Mbit 512 K x 36 Flow-Through SRAM with NoBL Architecture 18-Mbit (512 K × 36) Flow-Through SRAM with NoBL™ Architecture Features Functional Description • No Bus Latency (NoBL) architecture eliminates dead cycles between write and read cycles


    Original
    CY7C1371DV33 18-Mbit CY7C1371DV33 PDF

    Contextual Info: CY7C1371DV33 18-Mbit 512 K x 36 Flow-Through SRAM with NoBL Architecture 18-Mbit (512 K × 36) Flow-Through SRAM with NoBL™ Architecture Features Functional Description • No Bus Latency (NoBL) architecture eliminates dead cycles between write and read cycles


    Original
    CY7C1371DV33 18-Mbit CY7C1371DV33 PDF