CY7C1418JV18 Search Results

CY7C1418JV18 Datasheets (3)

Part	ECAD Model	Manufacturer	Description	Datasheet Type	PDF	PDF Size	Page count
CY7C1418JV18		Cypress Semiconductor	36-Mbit DDR-II SRAM 2-Word Burst Architecture	Original	PDF	429.98KB	26
CY7C1418JV18-300BZC		Cypress Semiconductor	36-Mbit DDR-II SRAM 2-Word Burst Architecture; Architecture: DDR-II CIO, 2 Word Burst; Density: 36 Mb; Organization: 2Mb x 18; Vcc (V): 1.7 to 1.9 V	Original	PDF	431.54KB	26
CY7C1418JV18-300BZXC		Cypress Semiconductor	36-Mbit DDR-II SRAM 2-Word Burst Architecture; Architecture: DDR-II CIO, 2 Word Burst; Density: 36 Mb; Organization: 2Mb x 18; Vcc (V): 1.7 to 1.9 V	Original	PDF	431.54KB	26

CY7C1418JV18 Price and Stock

Filter by Manufacturer

Select Manufacturer


Infineon Technologies AG CY7C1418JV18-300BZC IC SRAM 36MBIT PARALLEL 165FBGA
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	CY7C1418JV18-300BZC	Tray				1 - 10 - 100 - 1000 - 10000 -	Buy Now
Infineon Technologies AG CY7C1418JV18-300BZXC IC SRAM 36MBIT PARALLEL 165FBGA
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	CY7C1418JV18-300BZXC	Tray				1 - 10 - 100 - 1000 - 10000 -	Buy Now
Cypress Semiconductor CY7C1418JV18-300BZC DDR SRAM, 2MX18, 0.45ns, CMOS, PBGA165
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
Rochester Electronics	CY7C1418JV18-300BZC		100		1	1 - 10 - 100 $50.42 1000 $45.11 10000 $42.46	Buy Now
Cypress Semiconductor CY7C1418JV18-300BZXC DDR SRAM, 2MX18, 0.45ns PBGA165
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
Rochester Electronics	CY7C1418JV18-300BZXC		105		1	1 - 10 - 100 $50.42 1000 $45.11 10000 $42.46	Buy Now

CY7C1418JV18 Datasheets Context Search

Catalog Datasheet	Type	Document Tags	PDF
CY7C1416JV18 Abstract: CY7C1418JV18 CY7C1420JV18 CY7C1427JV18 MAX9930 Contextual Info: CY7C1416JV18, CY7C1427JV18 CY7C1418JV18, CY7C1420JV18 36-Mbit DDR-II SRAM 2-Word Burst Architecture Features Functional Description • 36-Mbit density 4M x 8, 4M x 9, 2M x 18, 1M x 36 ■ 300 MHz clock for high bandwidth ■ 2-word burst for reducing address bus frequency	Original	CY7C1416JV18, CY7C1427JV18 CY7C1418JV18, CY7C1420JV18 36-Mbit CY7C1416JV18 CY7C1418JV18 CY7C1420JV18 CY7C1427JV18 MAX9930	PDF
Contextual Info: CY7C1418JV18 CY7C1420JV18 36-Mbit DDR II SRAM 2-Word Burst Architecture Features Functional Description • 36-Mbit density 2M x 18, 1M x 36 ■ 300 MHz clock for high bandwidth ■ 2-word burst for reducing address bus frequency ■ Double Data Rate (DDR) interfaces	Original	CY7C1418JV18 CY7C1420JV18 36-Mbit CY7C1420JV18 CY7C1420JV18, 18-bit	PDF
Contextual Info: CY7C1416JV18, CY7C1427JV18 CY7C1418JV18, CY7C1420JV18 36-Mbit DDR-II SRAM 2-Word Burst Architecture Features Functional Description • 36-Mbit density 4M x 8, 4M x 9, 2M x 18, 1M x 36 ■ 300 MHz clock for high bandwidth ■ 2-word burst for reducing address bus frequency	Original	CY7C1416JV18, CY7C1427JV18 CY7C1418JV18, CY7C1420JV18 36-Mbit CY7C1427JV18, CY7C1418JV18 CY7C1420JV18 CY7C1416JV18	PDF
CY7C1416JV18 Abstract: CY7C1418JV18 CY7C1420JV18 CY7C1427JV18 Contextual Info: CY7C1416JV18, CY7C1427JV18 CY7C1418JV18, CY7C1420JV18 36-Mbit DDR-II SRAM 2-Word Burst Architecture Features Functional Description • 36-Mbit density 4M x 8, 4M x 9, 2M x 18, 1M x 36 ■ 300 MHz clock for high bandwidth ■ 2-word burst for reducing address bus frequency	Original	CY7C1416JV18, CY7C1427JV18 CY7C1418JV18, CY7C1420JV18 36-Mbit CY7C1416JV18 CY7C1418JV18 CY7C1420JV18 CY7C1427JV18	PDF