CY7C1529JV18 Search Results
CY7C1529JV18 Datasheets Context Search
Catalog Datasheet | Type | Document Tags | |
---|---|---|---|
Contextual Info: THIS SPEC IS OBSOLETE Spec No: 001-44700 Spec Title: CY7C1522JV18/CY7C1529JV18/CY7C1523JV18 CY7C1524JV18 72-MBIT DDR-II SIO SRAM 2 -WORD BURST ARCHITECTURE Sunset Owner: Anuj Chakrapani AJU Replaced by: None CY7C1522JV18, CY7C1529JV18 CY7C1523JV18, CY7C1524JV18 |
Original |
CY7C1522JV18/CY7C1529JV18/CY7C1523JV18 CY7C1524JV18 72-MBIT CY7C1522JV18, CY7C1529JV18 CY7C1523JV18, CY7C1524JV18 | |
Contextual Info: CY7C1522JV18, CY7C1529JV18 CY7C1523JV18, CY7C1524JV18 72-Mbit DDR-II SIO SRAM 2-Word Burst Architecture Features Functional Description • 72 Mbit Density 8M x 8, 8M x 9, 4M x 18, 2M x 36 ■ 300 MHz Clock for High Bandwidth ■ 2-word Burst for reducing Address Bus Frequency |
Original |
CY7C1522JV18, CY7C1529JV18 CY7C1523JV18, CY7C1524JV18 72-Mbit | |
Contextual Info: CY7C1522JV18, CY7C1529JV18 CY7C1523JV18, CY7C1524JV18 72-Mbit DDR-II SIO SRAM 2-Word Burst Architecture Features Functional Description • 72 Mbit Density 8M x 8, 8M x 9, 4M x 18, 2M x 36 ■ 300 MHz Clock for High Bandwidth ■ 2-word Burst for reducing Address Bus Frequency |
Original |
CY7C1522JV18, CY7C1529JV18 CY7C1523JV18, CY7C1524JV18 72-Mbit |