CY7C2568KV18, Search Results
CY7C2568KV18, Price and Stock
Infineon Technologies AG CY7C2568KV18-500BZCIC SRAM 72MBIT PAR 165FBGA |
|||||||||||
Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
|
CY7C2568KV18-500BZC | Tray | 136 |
|
Buy Now | ||||||
Rochester Electronics LLC CY7C2568KV18-500BZCIC SRAM 72MBIT PAR 165FBGA |
|||||||||||
Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
|
CY7C2568KV18-500BZC | Tray | 1 |
|
Buy Now | ||||||
Rochester Electronics LLC CY7C2568KV18-400BZCIC SRAM 72MBIT PARALLEL 165FBGA |
|||||||||||
Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
|
CY7C2568KV18-400BZC | Tray | 2 |
|
Buy Now | ||||||
Infineon Technologies AG CY7C2568KV18-400BZCIC SRAM 72MBIT PARALLEL 165FBGA |
|||||||||||
Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
|
CY7C2568KV18-400BZC | Tray | 136 |
|
Buy Now | ||||||
Infineon Technologies AG CY7C2568KV18-450BZCIC SRAM 72MBIT PAR 165FBGA |
|||||||||||
Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
|
CY7C2568KV18-450BZC | Tray | 136 |
|
Buy Now |
CY7C2568KV18, Datasheets (6)
Part | ECAD Model | Manufacturer | Description | Curated | Datasheet Type | |
---|---|---|---|---|---|---|
CY7C2568KV18-400BZC |
|
Memory, Integrated Circuits (ICs), IC SRAM 72MBIT 400MHZ 165FBGA | Original | |||
CY7C2568KV18-400BZXC |
|
Memory, Integrated Circuits (ICs), IC SRAM 72MBIT 400MHZ 165FBGA | Original | |||
CY7C2568KV18-450BZC |
|
Memory, Integrated Circuits (ICs), IC SRAM 72MBIT 450MHZ 165FBGA | Original | |||
CY7C2568KV18-500BZC |
|
Memory, Integrated Circuits (ICs), IC SRAM 72MBIT 500MHZ 165FBGA | Original | |||
CY7C2568KV18-500BZC |
|
72-Mbit DDR-II+ SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency) with ODT; Architecture: DDR-II+ CIO, 2 Word Burst; Density: 72 Mb; Organization: 4Mb x 18; Vcc (V): 1.7 to 1.9 V | Original | |||
CY7C2568KV18-550BZC |
|
72-Mbit DDR-II+ SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency) with ODT; Architecture: DDR-II+ CIO, 2 Word Burst; Density: 72 Mb; Organization: 4Mb x 18; Vcc (V): 1.7 to 1.9 V | Original |