CY7C2644KV18 Search Results
CY7C2644KV18 Datasheets (4)
Part | ECAD Model | Manufacturer | Description | Datasheet Type | PDF Size | Page count | |
---|---|---|---|---|---|---|---|
CY7C2644KV18-300BZI |
![]() |
Memory, Integrated Circuits (ICs), IC SRAM 144MBIT 300MHZ 165FBGA | Original | 31 | |||
CY7C2644KV18-300BZXI |
![]() |
Integrated Circuits (ICs) - Memory - IC SRAM 144M PARALLEL 165FBGA | Original | 640.86KB | |||
CY7C2644KV18-333BZI |
![]() |
Memory, Integrated Circuits (ICs), IC SRAM 144MBIT 333MHZ 165FBGA | Original | 31 | |||
CY7C2644KV18-333BZXI |
![]() |
Integrated Circuits (ICs) - Memory - IC SRAM 144M PARALLEL 165FBGA | Original | 634.83KB |
CY7C2644KV18 Price and Stock
Infineon Technologies AG CY7C2644KV18-333BZXISRAM SYNC |
|||||||||||
Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
![]() |
CY7C2644KV18-333BZXI |
|
Get Quote | ||||||||
Infineon Technologies AG CY7C2644KV18-300BZXISRAM 144Mb, 4M x 36 300Mhz QDR-II SRAM |
|||||||||||
Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
![]() |
CY7C2644KV18-300BZXI |
|
Get Quote |
CY7C2644KV18 Datasheets Context Search
Catalog Datasheet | Type | Document Tags | |
---|---|---|---|
Contextual Info: CY7C2642KV18/CY7C2644KV18 144-Mbit QDR II+ SRAM Two-Word Burst Architecture 2.0 Cycle Read Latency with ODT 144-Mbit QDR ® II+ SRAM Two-Word Burst Architecture (2.0 Cycle Read Latency) with ODT Features • Separate independent read and write data ports |
Original |
CY7C2642KV18/CY7C2644KV18 144-Mbit 333-MHz | |
Contextual Info: CY7C2644KV18 144-Mbit QDR II+ SRAM Two-Word Burst Architecture 2.0 Cycle Read Latency with ODT 144-Mbit QDR ® II+ SRAM Two-Word Burst Architecture (2.0 Cycle Read Latency) with ODT Features Configurations Separate independent read and write data ports |
Original |
CY7C2644KV18 144-Mbit 333-MHz | |
D2618
Abstract: 3M Touch Systems
|
Original |
CY7C2644KV18 144-Mbit 333-MHz CY7C2644KV18 D2618 3M Touch Systems | |
3M Touch SystemsContextual Info: CY7C2644KV18 144-Mbit QDR II+ SRAM Two-Word Burst Architecture 2.0 Cycle Read Latency with ODT 144-Mbit QDR ® II+ SRAM Two-Word Burst Architecture (2.0 Cycle Read Latency) with ODT Features Configurations Separate independent read and write data ports |
Original |
CY7C2644KV18 144-Mbit 333-MHz CY7C2644KV18 3M Touch Systems | |
Contextual Info: CY7C2642KV18/CY7C2644KV18 144-Mbit QDR II+ SRAM Two-Word Burst Architecture 2.0 Cycle Read Latency with ODT 144-Mbit QDR ® II+ SRAM 2-Word Burst Architecture (2.0 Cycle Read Latency) with ODT Features • Separate independent read and write data ports |
Original |
CY7C2642KV18/CY7C2644KV18 144-Mbit 333-MHz | |
Contextual Info: CY7C2642KV18/CY7C2644KV18 144-Mbit QDR II+ SRAM Two-Word Burst Architecture 2.0 Cycle Read Latency with ODT 144-Mbit QDR ® II+ SRAM 2-Word Burst Architecture (2.0 Cycle Read Latency) with ODT Features • Separate independent read and write data ports |
Original |
CY7C2642KV18/CY7C2644KV18 144-Mbit 333-MHz | |
CY7C2644KV18-333BZI
Abstract: 3M Touch Systems
|
Original |
144-Mbit CY7C2640KV18, CY7C2655KV18 CY7C2642KV18, CY7C2644KV18 CY7C2640KV18 CY7C2655KV18 CY7C2642KV18 CY7C2644KV18-333BZI 3M Touch Systems | |
Contextual Info: CY7C2642KV18/CY7C2644KV18 144-Mbit QDR II+ SRAM Two-Word Burst Architecture 2.0 Cycle Read Latency with ODT 144-Mbit QDR ® II+ SRAM Two-Word Burst Architecture (2.0 Cycle Read Latency) with ODT Features • Separate independent read and write data ports |
Original |
CY7C2642KV18/CY7C2644KV18 144-Mbit 333-MHz |