CY7C446 Search Results

Contextual Info: PRELIMINARY CYPRESS SEMICONDUCTOR trolled by a free-running clock CKW and a write enable pin (ENW). Functional Description The CY7C445, CY7C446, CY7C447, CY7C455, CY7C456, and CY7C457 are high-speed, low-power, first-in first-out (FIFO) memories with clocked read and

Contextual Info: /o*t*ì j . iv iu i i u a y , Revision: Wednesday, December 16,1992 SSSa^AK 2 3 1993 PRELIMINARY CYPRESS = = = £ : SEMICONDUCTOR • 512 x 18 CY 7C445and CY7C455 , 1,024 x 18 (CY7C446 and CY7C456), 2,048 x 18 (CY7C447 and CY7C457) FIFO buffer memory • Expandable in width

x 289

Abstract: 455 pass band 2K CY7C445 CY7C455 CY7C456 CY7C457 EME-6300H
Contextual Info: Qualification Report July, 1994, QTP# 93371 Version 1.0 Clocked FIFO MARKETING PART NUMBER DEVICE DESCRIPTION CY7C445 512 x 18 Clocked FIFO CY7C446 1K x 18 Clocked FIFO CY7C447 2K x 18 Clocked FIFO CY7C455 512 x 18 Cascadable Clocked FIFO CY7C456 1K x 18 Cascadable Clocked FIFO

C4558

Abstract: C4554 C4557 c455 CY7C455-14JI CY7C455 CY7C456 CY7C457 CY7C447
Contextual Info: CY7C455 CY7C456 CY7C457 512 x 18, 1K x 18, and 2K x 18 Cascadable Clocked FIFOs with Programmable Flags • Depth Expansion Capability • 52-pin PLCC and 52-pin PQFP Features • High-speed, low-power, first-in first-out FIFO memories • 512 x 18 (CY7C455)

Contextual Info: CY7C455 CY7C456 CY7C457 W M CYPRESS 5 1 2 x 1 8 , IK x 18, and 2 K x l8 Cascadable Clocked FIFOs with Programmable Flags Functional D escription Features • 512 x 18 CY7C455 , 1,0 24x 18 (CY7C4S6), 2,048 x 18 ( CY7C457) FIFO buffer memory • Expandable in width

C4558

Abstract: c455 CY7C455 CY7C456 CY7C457 CY7C447
Contextual Info: 57 CY7C455 CY7C456 CY7C457 512 x 18, 1K x 18, and 2K x 18 Cascadable Clocked FIFOs with Programmable Flags Features • Depth Expansion Capability • 52-pin PLCC and 52-pin PQFP • High-speed, low-power, first-in first-out FIFO memories • 512 x 18 (CY7C455)

C4558

Abstract: C4557 c4552 C4555 c4556 C-4555 c4554 c455 CY7C455 CY7C457
Contextual Info: 57 CY7C455 CY7C456 CY7C457 512 x 18, 1K x 18, and 2K x 18 Cascadable Clocked FIFOs with Programmable Flags Features • Depth Expansion Capability • 52-pin PLCC and 52-pin PQFP • High-speed, low-power, first-in first-out FIFO memories • 512 x 18 (CY7C455)

ERF 2030

Abstract: ERF 2030 mos fet c455 CY7C455 CY7C456 CY7C457 CY7C447 c4556 C4557
Contextual Info: / u h *f o . iviu i l u a y , w w i u u t i r p , 1 Revision: Tuesday, December 14,1993 C Y 7C 455 C Y 7C 456 C Y 7C 457 = = ^ C Y PR K SS p r e l im in a r y 512x18, lK x 18, and 2 K x l8 Cascadable Clocked FIFOs with Programmable Flags Features Functional Description

C4558

Abstract: C4557 c4554 c455 CY7C455 CY7C456 CY7C457 c4556 C4559 CY7C447
Contextual Info: fax id: 5408 1CY 7C45 7 CY7C455 CY7C456 CY7C457 512 x 18, 1K x 18, and 2K x 18 Cascadable Clocked FIFOs with Programmable Flags Features Functional Description • High-speed, low-power, first-in first-out FIFO memories • 512 x 18 (CY7C455) • 1,024 x 18 (CY7C456)

lm 257 st

Abstract: CY7C447
Contextual Info: CY7C455 CY7C456 CY7C457 Ü V CYPRESS Features • 512 x 18 C Y 7C 455 , 1,024 x 18 (C Y 7C 456), 2,048 x 18 ( C Y 7C457) FIFO buffer mem ory • E xpan dab le in w idth • E xpan dab le in depth • H igh-speed 70-M H z stan dalon e; 50-M H z cascaded • S u pp orts free-run nin g 50% duty cycle

C4558

Abstract: c455 CY7C447 C4557 C4556 CY7C455 CY7C456 CY7C457 CY7C455-20JC
Contextual Info: 57 CY7C455 CY7C456 CY7C457 512 x 18, 1K x 18, and 2K x 18 Cascadable Clocked FIFOs with Programmable Flags Features • Depth Expansion Capability • 52-pin PLCC and 52-pin PQFP • High-speed, low-power, first-in first-out FIFO memories • 512 x 18 (CY7C455)

CY7C447

Abstract: LM 2030 CY7C447-14DC 17C445
Contextual Info: PRELIMINARY rn rp p rc q Cascadable Clocked 512 x 18, lK x 18, and 2Kx 18 FIFOs with Programmable Flags trolled by a free-running clock CKW and a write enable pin (ENW). 600-mil DIP (CY7C44X) • Proprietary 0.8|i CMOS technology • 512 x 18 (CY 7C445and CY7C455),

11PROGRAMMING

Abstract: CY7C445 CY7C446 CY7C455 CY7C456 CY7C457 n52c CY7C447 C445S
Contextual Info: < o *w j. m u iiu ay, \_ruiuuai *-i, u rac Revision: Wednesday, December 16,1992 S7E ]> I I 25Ô bE OGDTOSM TIT MCYP PRELIMINARY 9 Js rF CYPRESS CYPRESS = SEMICONDUCTOR Cascadable Clocked 512 x 18 IK x 18, and 2K x 18 FIFOs with Programmable Flags SEMI CONDUCT OR

c4554

Abstract: C4558 C4552 C4555 C4557 C-4555 CY7C455 CY7C456 CY7C457 MR 6500
Contextual Info: CY7C455 CY7C456 CY7C457 512 x 18, 1K x 18, and 2K x 18 Cascadable Clocked FIFOs with Programmable Flags Features D CY7C456 , 2,048 x 18 ( CY7C457) FIFO buffer memory D D D Expandable in width Expandable in depth HighĆspeed 70ĆMHz standalone; 50ĆMHz cascaded