Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    DSP56301 Search Results

    SF Impression Pixel

    DSP56301 Price and Stock

    NXP Semiconductors DSP56301AG80

    IC DSP 24BIT 80MHZ GP 208-LQFP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey DSP56301AG80 Tray 36
    • 1 -
    • 10 -
    • 100 $52.12278
    • 1000 $52.12278
    • 10000 $52.12278
    		Buy Now

    NXP Semiconductors DSP56301VF80

    IC DSP 24BIT 80MHZ 252-BGA
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey DSP56301VF80 Tray 60
    • 1 -
    • 10 -
    • 100 $50.93083
    • 1000 $50.93083
    • 10000 $50.93083
    		Buy Now

    NXP Semiconductors DSP56301PW80

    IC DSP 24BIT 80MHZ 208-LQFP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey DSP56301PW80 Tray
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Buy Now

    NXP Semiconductors DSP56301AG100

    IC DSP 24BIT 100MHZ GP 208-LQFP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey DSP56301AG100 Tray 36
    • 1 -
    • 10 -
    • 100 $55.10417
    • 1000 $55.10417
    • 10000 $55.10417
    		Buy Now

    NXP Semiconductors DSP56301VF100

    IC DSP 24BIT FIXED-POINT 252-BGA
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey DSP56301VF100 Tray 60
    • 1 -
    • 10 -
    • 100 $53.85583
    • 1000 $53.85583
    • 10000 $53.85583
    		Buy Now
    Quest Components DSP56301VF100 315
    • 1 $70
    • 10 $70
    • 100 $54.25
    • 1000 $52.5
    • 10000 $52.5
    		Buy Now
    Find more DSP56301 price and stock on Findchips.com

    DSP56301 Datasheets (40)

    Part ECAD Model Manufacturer Description Curated Datasheet Type PDF
    DSP56301 Freescale Semiconductor 24-Bit Digital Signal Processor Original PDF
    DSP56301 Motorola V(cc): -0.3 to +4.0V 10mA High density CMOS with transistor- transistor logic (TTL) compatible inputs and outputs Scan PDF
    DSP56301ADMUM Freescale Semiconductor DSP56301 Application Development Module Users Manual Original PDF
    DSP56301AG100 Freescale Semiconductor 24-Bit Digital Signal Processor Original PDF
    DSP56301AG100 Freescale Semiconductor Embedded - DSP (Digital Signal Processors), Integrated Circuits (ICs), IC DSP 24BIT 100MHZ GP 208-LQFP Original PDF
    DSP56301AG80 Freescale Semiconductor 24-Bit Digital Signal Processor Original PDF
    DSP56301AG80 Freescale Semiconductor Embedded - DSP (Digital Signal Processors), Integrated Circuits (ICs), IC DSP 24BIT 80MHZ GP 208-LQFP Original PDF
    DSP56301AG80B1 Freescale Semiconductor Embedded - DSP (Digital Signal Processors), Integrated Circuits (ICs), IC DSP 24BIT 80MHZ GP 208-LQFP Original PDF
    DSP56301CE0F48S Freescale Semiconductor DSP56301 Chip Errata Mask 0F48S Original PDF
    DSP56301CE0F48S Motorola DSP56301 Chip Errata for DSP56301 0F48S Rev 4.3 Original PDF
    DSP56301CE0F92R Freescale Semiconductor DSP56301 Chip Errata Mask 0F92R Original PDF
    DSP56301CE0F92R Motorola DSP56301 Chip Errata for DSP56301 0F92R Rev 5.1 Original PDF
    DSP56301CE1F48S Freescale Semiconductor DSP56301 Chip Errata Mask 1F48S Original PDF
    DSP56301CE1F48S Motorola DSP56301 Chip Errata for DSP56301 0F48S Rev 3.8 Original PDF
    DSP56301CE1F92R Freescale Semiconductor DSP56301 Chip Errata Mask 1F92R Original PDF
    DSP56301CE1F92R Motorola Chip Errata for DSP56301 1F92R Rev 4.2 Original PDF
    DSP56301CE2F48S Freescale Semiconductor DSP56301 Chip Errata Mask 2F48S Original PDF
    DSP56301CE2F48S Motorola Chip Errata for DSP56301 2F48S Rev 3.1 Original PDF
    DSP56301CE2K30A Freescale Semiconductor DSP56301 Chip Errata Mask 2K30A Original PDF
    DSP56301CE2K30A Motorola Chip Errata for DSP56301 2K30A, Rev. 0.2 Original PDF

    DSP56301 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    SPI to MIDI

    Abstract: DSP563xx DSP56720 DSP56724 DSP56L307 DSP56300 DSP56301 DSP56303 DSP56307 DSP56309
    Text: Freescale Semiconductor Application Note Considerations for Migrating Existing DSP563xx Designs to Symphony DSPs by 1 Networking and Multimedia Group Freescale Semiconductor, Inc. Austin, TX Introduction The DSP56301 and DSP56303 were introduced in the early


    Original     		PDF DSP563xx DSP56301 DSP56303 1990s DSP56300 24-bit, DSP56307, DSP56L307, DSP56309, DSP56311, SPI to MIDI DSP56720 DSP56724 DSP56L307 DSP56307 DSP56309

    ES34

    Abstract: DSP56301 ES41 ED-32 DPC-R
    Text: Chip Errata DSP56301 Digital Signal Processor Mask: 1F48S General remark: In order to prevent the use of instructions or sequences of instructions that do not operate correctly, we encourage you to use the “lint563” program to identify such cases and use alternative sequences of instructions. This program is available as part of the


    Original     		PDF DSP56301 1F48S lint563" DSP56300 DSP56302 DSP56303) ES34 ES41 ED-32 DPC-R

    ed33

    Abstract: ED34 2K30A DSP56300 DSP56301 HA10 T318 T319 ED-40
    Text: Chip Errata DSP56301 Digital Signal Processor Mask: 2K30A General remark: In order to prevent the use of instructions or sequences of instructions that do not operate correctly, we encourage you to use the “lint563” program to identify such cases and use alternative sequences of instructions. This program is available as part of the


    Original     		PDF DSP56301 2K30A lint563" DSP56300 DSP56302 DSP56303) ed33 ED34 2K30A HA10 T318 T319 ED-40

    cpcap motorola

    Abstract: DSP56300 DSP56301
    Text: MOTOROLA Semiconductor Products Sector Engineering Bulletin Functional Differences Between Masks 3F48S and 1K30A of the DSP56301 This document describes the differences between masks of the DSP56301: the new mask, 1K30A, and the mask immediately preceding it, 3F48S. The new 1K30A mask is the first mask set of


    Original     		PDF 3F48S 1K30A DSP56301 DSP56301: 1K30A, 3F48S. DSP56301 EB339/D: cpcap motorola DSP56300

    Untitled

    Abstract: No abstract text available
    Text: Chapter 4 Core Configuration This chapter presents DSP56300 core configuration details specific to the DSP56301. These configuration details include the following: • Operating modes ■ Bootstrap program ■ Interrupt sources and priorities ■ DMA request sources


    Original     		PDF DSP56300 DSP56301. DSP56301, 0F92R 1F92R 0F48S, 1F48S, 2F48S,

    2K30A

    Abstract: DSP56300 DSP56301 ES41
    Text: Freescale Semiconductor, Inc. Order Number EB338/D: Rev. 2 4/20/2001 MOTOROLA Semiconductor Products Sector Engineering Bulletin This document describes the differences between masks of the DSP56301: the new mask, 2K30A, and the mask immediately preceding it, 3F48S. The new 2K30A mask is the first mask set of


    Original     		PDF EB338/D: DSP56301: 2K30A, 3F48S. 2K30A DSP56301 EB338/D DSP56300 ES41

    DSP56301

    Abstract: HA10 HP19 hp23
    Text: Pin Descriptions Interrupt and Mode Control Pin Descriptions IRQA is asserted, the processor will exit the STOP state. Although the DSP56301 is operated from a 3 volt supply, some of the input pins can tolerate 5 volt. A special notice for this feature is added to the pin


    Original     		PDF DSP56301 HA10 HP19 hp23

    DSP56301

    Abstract: G30-88 G38-87 cpcap motorola A23 925
    Text: Electrical Specifications Electrical Specifications The DSP56301 DC/AC electrical specifications are preliminary and are from design simulations. These specifications may not be fully tested or guaranteed at this early stage of the product life cycle. Finalized specifications will be published after complete characterization and


    Original     		PDF DSP56301 G30-88 G38-87 cpcap motorola A23 925

    DSP56300

    Abstract: DSP56301 SC20
    Text: 4 CORE CONFIGURATION 4.1 INTRODUCTION This chapter contains DSP56300 Core configuration details specific to the DSP56301 device. For more information on the described registers or modules, refer to the appropriate chapters in the DSP56300 Core spec. 4.2 CHIP OPERATING MODES


    Original     		PDF DSP56300 DSP56301 DSP56301 C00000 SC20

    transcoder

    Abstract: DSP56301 DSP56302 DSP56303
    Text: Cellular Infrastructure Multi-channel Transcoder MC68302/360 port A por t A Memor y Memory ESSI HI32/HI08 Multi-c hannel Transcoder DSP56301/2/3 ESSI HI32/HI08 Multi-c hannel Transcoder DSP56301/2/3 ESSI ESSI non compressed speech compressed speech Motorola DSP Solution


    Original     		PDF MC68302/360 HI32/HI08 DSP56301/2/3 DSP56301 DSP56302 DSP56303 24-bit transcoder DSP56301 DSP56302 DSP56303

    DSP56300

    Abstract: DSP56301 HP30
    Text: 2 PINS DESCRIPTION 2.1 PACKAGE There are total 208 pins: 148 signal pins, 25 power pins, 26 ground pins, and 9 reserved pins. 2.2 PINOUT The functional signal groups of the DSP56301 are shown in Figure 2-1 on page 2-8 and in Figure 2-1 on page 2-8 the difference between the two configuration is the host port


    Original     		PDF DSP56301 DSP56300 HP30

    IM336

    Abstract: DSP56000 DSP56300 DSP56301 XC56301PW80 HA10-HA3 IM324 IM308 jtag pinout Nippon capacitors
    Text: MOTOROLA Order this document by: DSP56301/D SEMICONDUCTOR TECHNICAL DATA DSP56301 Advance Information 24-BIT DIGITAL SIGNAL PROCESSOR The DSP56301 is a member of the DSP56300 core family of programmable CMOS Digital Signal Processors DSPs . This family uses a high performance, single-clock-cycle-per-instruction


    Original     		PDF DSP56301/D DSP56301 24-BIT DSP56301 DSP56300 DSP56000 IM336 XC56301PW80 HA10-HA3 IM324 IM308 jtag pinout Nippon capacitors

    DSP56300

    Abstract: DSP56301 DSP56000 DSP56000 motorola
    Text: Order this document by DSP56301P/D MOTOROLA SEMICONDUCTOR PRODUCT INFORMATION DSP56301 Product Brief 24-bit Digital Signal Processor The DSP56301, is the first member in the new DSP56300 Family. This family uses a high performance, single clock cycle per instruction engine providing two fold performance increase over


    Original     		PDF DSP56301P/D DSP56301 24-bit DSP56301, DSP56300 DSP56000 DSP56301 DSP56300 DSP56000 motorola

    cpcap motorola 3.2 51

    Abstract: f3a14
    Text: MOTOROLA Order Number: DSP56301/D Rev. 4, 10/2001 Semiconductor Products Sector Technical Data DSP56301 24-Bit General-Purpose Digital Signal Processor The DSP56301 is a member of the DSP56300 core family of programmable CMOS Digital Signal Processors DSPs . This family uses a high-performance, single clock cycle per instruction engine providing a twofold


    Original     		PDF DSP56301/D DSP56301 24-Bit DSP56301 DSP56300 DSP56000 cpcap motorola 3.2 51 f3a14

    K30A transistor

    Abstract: POWER COMMAND HM 1211 manual K30A POWER COMMAND HM 1211 power generation POWER COMMAND HM 1211 DSP56301V HM 1211 transistor k30a B-28 DSP56300
    Text: DSP56301 USER’S MANUAL DSP56301UM Rev. 4, November 2005 How to Reach Us: Home Page: www.freescale.com E-mail: support@freescale.com USA/Europe or Locations not listed: Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road Chandler, Arizona 85224


    Original     		PDF DSP56301 DSP56301UM CH370 16-bit 24-bit Index-15 Index-16 K30A transistor POWER COMMAND HM 1211 manual K30A POWER COMMAND HM 1211 power generation POWER COMMAND HM 1211 DSP56301V HM 1211 transistor k30a B-28 DSP56300

    2K30A

    Abstract: CY2305 DSP56300 DSP56301 EB338
    Text: Freescale Semiconductor Engineering Bulletin EB338 Rev. 3, 12/2005 Functional Differences Between Masks 3F48S and 2K30A of the DSP56301 This document describes the differences between masks of the DSP56301: mask 2K30A and the preceding mask 3F48S. The newer 2K30A mask uses the communications design


    Original     		PDF EB338 3F48S 2K30A DSP56301 DSP56301: 3F48S. CY2305 DSP56300 DSP56301 EB338

    HP16

    Abstract: DSP56000 DSP56300 DSP56301 A2061
    Text: Freescale Semiconductor Technical Data DSP56301 24-Bit Digital Signal Processor 52 6 6 3 Memory Expansion Area Triple Timer Host Interface ESSI SCI X Data Program RAM RAM 4096 x 24 bits 2048 × 24 bits Default (Default) Y Data RAM 2048 × 24 bits (Default)


    Original     		PDF DSP56301 24-Bit DSP56300 56-bit HP16 DSP56000 DSP56300 DSP56301 A2061

    1 HP25

    Abstract: WL 431 DSP56000 DSP56300 DSP56301 CCD97
    Text: Technical Data DSP56301/D Rev. 7, 2/2004 24-Bit Digital Signal Processor 52 6 6 3 Memory Expansion Area Triple Timer Host Interface ESSI X Data Program RAM RAM 4096 x 24 bits 2048 × 24 bits Default (Default) SCI Y Data RAM 2048 × 24 bits (Default) Peripheral


    Original     		PDF DSP56301/D 24-Bit 24-Bit DSP56300 DSP56301 DSP56301/D, 1 HP25 WL 431 DSP56000 DSP56300 CCD97

    DSP56301

    Abstract: No abstract text available
    Text: Audio Subsystem Video Interface Video Sub-system Phone Line Interface PCI? MPU/MCU Codec Audio Sub-system ESSI ESSI HI32 DSP56301 por t A Memory Motorola DSP Solution DEVICE TYPE VOLTAGE MIPS (max) mA/MIPS (min) PACKAGE PINS TECH. DSP56301 24-bit fx.pt 3.3V


    Original     		PDF DSP56301 24-bit DSP56301ADS DSP56301

    DSP56301

    Abstract: HP10 HP32
    Text: MOTOROLA SEMICONDUCTOR TECHNICAL DATA ADDENDUM Order this document by: DSP56301AD/D DSP56301 24-BIT GENERAL PURPOSE DIGITAL SIGNAL PROCESSOR This document, containing changes, additional features, further explanations, and clarifications, is an addendum to the original document listed below:


    Original     		PDF DSP56301AD/D DSP56301 24-BIT DSP56301 DSP56301/D HP10 HP32

    MCM54800AJ70

    Abstract: 4814P-002-472 QS3244SO motorola u1620 HC94U-27 TSM10701SDV CR12061001JVCA AT29LV512 DSP56301 MCM6706AJ12
    Text: CHAPTER 13 DSP56301 APPLICATION DEVELOPMENT MODULE HARDWARE DESCRIPTION 13.1 BOARD ARCHITECTURE The DSP56301 ADM has various options to facilitate evaluation of the different features of the chip.These options are outlined in this chapter with a statement on the default factory jumpers the ADM is shipped with.


    Original     		PDF DSP56301 f17/96 ADM56301 MCM54800AJ70 4814P-002-472 QS3244SO motorola u1620 HC94U-27 TSM10701SDV CR12061001JVCA AT29LV512 MCM6706AJ12

    DSP56300

    Abstract: DSP56301 ES10 ES11 ES13 ES14 0F92R ES34 ES57
    Text: Chip Errata DSP56301 Digital Signal Processor Mask: 0F92R Silicon Errata Errata Number Applies to Mask Errata Description Description added before 2/18/1996 : ES1 0F92R A Conditional Change-of-Flow instruction (Jcc/Bcc) to LA does not work properly if interrupts are enabled.


    Original     		PDF DSP56301 0F92R DSP56305 DSP56300 ES10 ES11 ES13 ES14 0F92R ES34 ES57

    DSP56000

    Abstract: DSP56300 DSP56301 PC1197
    Text: Freescale Semiconductor Technical Data DSP56301 Rev. 10, 7/2006 DSP56301 24-Bit Digital Signal Processor 52 6 6 3 Memory Expansion Area Triple Timer Host Interface ESSI SCI X Data Program RAM RAM 4096 x 24 bits 2048 × 24 bits Default (Default) Y Data RAM


    Original     		PDF DSP56301 24-Bit DSP56300 56-bit DSP56000 DSP56300 DSP56301 PC1197

    DSP56301

    Abstract: ES13 ES34 ES-49 es49
    Text: Chip Errata DSP56301 Digital Signal Processor Mask:0F48S General remark: In order to prevent the use of instructions or sequences of instructions that do not operate correctly, we encourage you to use the “lint563” program to identify such cases and use alternative sequences of instructions. This program is available as part of the


    Original     		PDF DSP56301 0F48S lint563" DSP56300 ES13 ES34 ES-49 es49