F9450 Search Results

PIR CONTROLLER LP 0001

Abstract: MOSTEK 38P70 8401h mil-std-1750 38P70 a00b F9450-15DC 5019 38p70 mostek 3D IC
Contextual Info: v ' : ' C-. • ' S"ñ 3 P A IR Ç H IL D A Schlumberger Company l i C- Ù - 'l O rU L ^ I 001193 jt 1 í¡,cO Preliminary Data Sheet - November 1985 DESCRIPTION y F9450 High-Performance 16-Bit Bipolar Microprocessor Microprocessor Product Built-In Self-Test, Fault Handling, and Abort

PIR CONTROLLER LP 0001

Abstract: F9450 38P70 F9451 ix 2933 UTC 2025 B 1F33 IC 4027 pin diagram A001 A009
Contextual Info: W û ;- F' ¿I S 'W F A IR C H IL D A Schlumberger Company y? O a x ¿i f S c^ 00U 93 , I 1^.3 Preliminary Data Sheet - November 1985 y (i* — - F9450 High-Performance 16-Bit Bipolar Microprocessor Microprocessor Product • Built-In Self-Test, Fault Handling, and Abort

F9450

Abstract: PIR CONTROLLER LP 0001 IC 3201 smk 630 LM 3177 switching reg MOSTEK 38P70 IMX 132 F9451 cf9450
Contextual Info: NATL SEMICOND -CUP/UO GEE D ! b SG H Sf i DOtEflE? 4 | F9450 High-Performance 16-Bit Bipolar Microprocessor F A IR C H IL D A Schlumberger Company Preliminary Data Sheet - November 1985 Microprocessor Product Built-In Self-Test, Fault Handling, and Abort DESCRIPTION

Contextual Info: CAA*7EAA* 8?=-0;B0!;5>10 #;B1=0&@<<8D ,<DB18897805669395>3I0C,0C9J5 48D98E #(030#,0#"*% :1C?031:1=-?5;:0<;B1=0>;8@?5;: '(%&030"#'"!&0 '410 +'0 2-958D0 ;20 (8?=-0 ;B0 !;5>10 <;B1=0 >@<<851>0 <=;A501>0 @<0 ?;0 EAA*0 5:0 -: 1C?=1918D0 /;9<-/?0 B(0 C0 CA990 C0 990 <-/7-3180 *5?40 1225/51:/51>0 ;20 @<0 ?;

diode sk 4f1/ 02

Abstract: diode sk 4f1 pace1750 pace1750a F9450 diode sk 4f1/ 10 PACE1750AE P1750A MJ015 mil-std-1750a
Contextual Info: PACE1750AE SINGLE CHIP, 40MHz, ENHANCED CMOS 16-BIT PROCESSOR IP 1 F 8 E L M D IN M Y FEATURES — Parametric Memory Inner-Dot Products for Matrix Computations Up To 64K. — Fast Polynomial expansion algorithm. — Fast context switching with instruction to block

PEPBUG45

Abstract: PEP-45 F9445 F9414
Contextual Info: f a Ir c h il d Section 6 l3L Microprocessor Family A Schlumberger Company General Also produced using l3L technology are the F9414 Data Encryption Set and the F9423 FIFO Buffer Memory. Fairchild has utilized bipolar Isoplanar Integrated Injection Logic l3L VLSI proven technology to develop

1750a

Abstract: F9450 mil-std-1750a 1750A processor architecture FLOATING POINT Co Processor
Contextual Info: F945Q MIL-STD 1750A 16-Bit Bipolar Microprocessor F A IR C H IL D A Schlumberger Company Advance Product Information M icroprocessor Product Signal Functions • Single-Chip Microprocessor Fully Implements MIL-STD 1750A (Notice 1) ISA. • High Performance Over Military Temperature Range:

F9451

Abstract: MIL-STD-1750* BX F9450 1750A processor architecture BBC Type FN 12 F9446 STD-1750A mil-std-1750a brr12 ScansUX1005
Contextual Info: FAIRCHILD A Schlumberger Company j vanee Information, November, 1982 Features • Single-chip microprocessor fully implements MIL-STD-1750A Notice 1 ISA ■ High performance over military temperature range 700 KIPS DAIS mix with floating point - 0.2 ¿is ADD,

Contextual Info: EAA*7BCAA* ;B0/;@>?5/0!;5>1 #;B1=0&@<<8D ,<DB18897805669395>3I0C,0C9J5 BF F # 030#,0#"*% :1C?031:1=-?5;:0<;B1=0>;8@?5;: '(%&030"#'"!&0 ' -:

crt terminal interfacing in 8086

Abstract: 8086 microprocessor Handshaking ct1602 multibus of intel 8085 mil-std-1750a 8086 microprocessor max mode operation 9450A CT1610 memory interfacing 8085 with 8086 intel 8085 peripherals
Contextual Info: ADVANCE INFORMATION CTI C T 1 6 1 1 MIL-STD-1553B MICROPROCESSOR INTERFACE DMA CONTROLLER WITH BUFFER MEMORY, MIL-STD-1750A COMPATIBLE KEY FEATURES: * Full Bus Control and RTU Operation * * * * Low Software Overhead Complete Bi-Directional Message Buffer Memory-Mapped DMA Message Transfers

Contextual Info: A88 5E88( /.3-+60!9A/<0$?:6C #?G03?ECD930%?9C50C,0C9J5 BF F 8/B>01/8/<+>3980:9A/<0=96?>398 %&#$010 !% $0 L0#?G03?ECD930>?9C50E94 L0%BBC8C0EB40549D9?>01@@B?F54 L0#5CC0D81>0EBBQ0<51;17503EBB5>D L0CBN0?@D9?>01F19<12<5 L0FBBB-09C?<1D9?>

F9451

Abstract: mil-std-1750a F9450
Contextual Info: A Schlumberger Company F9451 Memory Management Unit Advance Product Information Microprocessor Product FAIRCHILD Description The Fairchild F9451 Memory Management Unit MMU provides the ioglcai-to-physical address translation for instructions and operands in the MIL-STD 1750A

CT1611

Abstract: ct1602 CT1610 CT1487DF motorola intel 6802 CT1561 mil-std-1750a CT1487D ih21 CT1487
Contextual Info: Standard Products CT1611 Microprocessor Interface DMA Controller with Buffer Memory, MIL-STD-1750A Compatible www.aeroflex.com September 16, 2003 FEATURES ‰ ‰ ‰ ‰ ‰ ‰ ‰ ‰ ‰ ‰ Full Bus Control and RTU Operation Low Software Overhead Complete BI-Directional Message Buffer

basic microprocessor block diagram

Abstract: 16-Bit Microprocessors F944 F9445
Contextual Info: A Schlumberger Company F9443 Floating-Point Processor Advance Product Information Microprocessor Product Description • FAIRCHILD Full IEEE SP D DX Floating-Point Standard Support 80 Bits • Fast Algorithms for Add, Subtract, Multiply, Square Root, and Divide Functions

crt terminal interface in microprocessor

Abstract: F16000 F3870 f9445 PEPBUG45 Fairchild F8 F6800 F6809 F9450 ScansUX1005
Contextual Info: A Schlumberger Company FS-I Fairchild System-1 Advance Product Information M icroprocessor Product FAIRCHILD Description Multi-User System The Fairchild System-1 FS-I is a versatile, m ulti-user development system designed to support softw are System features include:

Contextual Info: □ 0B BUS-67007 ILC DATA D E V IC E C O R P O R A T IO N _ _ MIL-STD-1750A CPU SE M E CARD WITH MIL-STD-1553 RTU/BC/MT FEATURES D E S C R IP T IO N Tin; B U S - 6 7 0 0 / , [• c a r d . Mu. ro c o m p u t e r p m vid e s a general STM s u p p o r t s the I / 5 0 A C P U

Rad hard MOSFETS in Harris

Contextual Info: HARRIS 1 a H A R R IS 1 SEIHCOND SECTOR H A R R IS GE D I 4305571 0033744 OBJECTIVE S E M I C O N D U C T O R RCA MDE TBHAS F9450D 5 A ,-5 0 0 V RDS on =1,82 a IN T E R SIL This Objective Data Sheet Represents the Proposed Device Performance, Radiation-Hardened P-Channel Power MOSFETs

bc 2878

Abstract: 1750A processor architecture 1750A MIL-STD-1750A
Contextual Info: Q Q 0 BUS-67007 ILC DATA DEVICE CORPORATION«_ MIL-STD-1750A CPU SEM E CARD WITH MIL-STD-1553 RTU/BC/MT FEATURES DESCRIPTION The BUS-67007, M icrocom puter SEM E card, provides a general purpose, single chip, 16 bit CMOS m icroproces­ sor d e sig ned for high perform ance

BU65520

Abstract: BUS-68015 bus-64100 Multibus ii protocol BUS-68005 BU-61553 bu456 6550B 16X01 B220C
Contextual Info: S S § d«,=e MIL-STD-1553 DATA BUS PRODUCTS PRODUCT SUMMARY TABLE • TRANSCEIVERS — Sinaia MODEL BUS-8S53 TYPE Transceiver BUS63102II Universal

4410m

Abstract: BUS-68015 STANAG-3910 S-63920 B2396 BUS-69005 BUS-68005 BUS-65517 BUS-65522 ddc BUS-65522
Contextual Info: SECTION J MIL-STD-1553 DATA BUS PRODUCTS PRODUCT SUMMARY TABLE TRANSCEIVERS - • MODEL Sinale TYPE PACK AG E BUS-6553 Transceiver 24 Pin DDIP H ybrid 1 .4 x 0 .8 x 0 .2 0 - B U S43102II U niversal Transceiver 1.26 x 1 .2 6 x 0 .1 7 " Hybrid U niversal tran sceiver conform s to M IL-S T D -1553 A /B and M cD onnell

Contextual Info: D99 699) 0/4.,77C0;<:@0/ '7><,0:A0 :4=00":A0<0%?;7C ,<DB18897805669395>3I0C,0C9J5 48D98E &300*)01,847C0:1080/4.,77C0,;<:@0/0'7><,0:A0 :4=00;:A0<0=?;740=0;<:@4/0= ?;  :?>;?>=50 >300 *)0 1,847C0 08;7:C=0 499:@,>4@00 ;7?20 20 ;7,C0 ,<.34>0.>?<00 ,77:A492

mdc281

Abstract: MCT1487M crt terminal interfaced to 8085 d1351 8086 microprocessor block diagrammed with direction CW10 interfacing of memory devices with 8086 1553B 1611M 55D8
Contextual Info: Marconi MRTU 56000 MIL-STD-1553B DUAL REDUNDANT REMOTE TERMINAL BUS CONTROLLER UNIT PRELIMINARY DATA GENERAL The MRTU 56000 provides a complete Bus Controller (BC) and Remote Terminal (RT) interface between the MIL-STD-1553B data bus and most microprocessor-based

MCT 3231

Abstract: 1H08 MCT1611 Q-Tech amd 8085 MCT3231 T1553-2 mct1487 9450A 1611FP
Contextual Info: Marconi M CT 1611 MIL-STD- 1553B MICROPROCESSOR in te r fa c e Electronic Devices FEATURES • • • • • • FULL BUS CONTROL AND REMOTE TERMINAL OPERATION LOW SOFTWARE OVERHEAD COMPLETE BI-DIRECTIONAL MESSAGE BUFFER MEMORY-MAPPED DMA MESSAGE TRANSFERS

Contextual Info: EAA*7BCAA* 2160.90#<C2>0&A=9E #?G03?ECD930%?9C50C,0C9J5 BF F ;2D@042;2>.@6<;0=<C2>0?<9A@6<; ' %&030"#'"!&0 L0#?G03?ECD930>?9C50FD94 L0%BBC8C0EB40549D9?>0@@B?F54 L0#5CC0D81>0EBBQ0<51;17503EBB5>D L0CBN0?@D9?>01F19<12<5 L0FBBB-09C?<1D9?>