IS61C416 Search Results
IS61C416 Datasheets Context Search
Catalog Datasheet | Type | Document Tags | |
---|---|---|---|
61C416
Abstract: IS61C416
|
OCR Scan |
61C416 33MHz 25MHz 20MHz IS61C416 33MHz. IS61C416-25L 61C416 | |
Contextual Info: ISSI PRELIMINARY 2048-BIT SERIAL ELECTRICALLY ERASABLE PROM WITH 2V READ CAPABILITY FEATURES August 1990 PIN CONFIGURATIONS • State-of-the-Art Architecture — Non-volatile data storage — Single supply - 5V operation — Full TTL compatible inputs and outputs |
OCR Scan |
2048-BIT 733-ISSI 245-ISSI | |
Contextual Info: ISSI •T 3T 51 *• > 1 IS 61C816 2 x 4K x 16, 8K X 16 HIGH SPEED CMOS CACHE RAM OCTOBER1990 DESCRIPTION FEATURES • PRELIMINARY The ISSI IS61C816 is fabricated by the double layer polysili con, double layer metal CMOS technolgy. It is specifically designed to provide direct interface to the 80386 32-bit CPU |
OCR Scan |
61C816 33MHz 25MHz 20MHz OCTOBER1990 IS61C816 32-bit IS61C816-25L | |
Contextual Info: ISSI IS93C66 4096-BIT SERIAL ELECTRICALLY ERASABLE PROM WITH 2V READ CAPABILITY FEATURES PRELIMINARY August 1990 PIN CONFIGURATIONS • State-of-the-Art Architecture — Non-volatile data storage — Single supply - 5V operation — Full TTL compatible inputs and outputs |
OCR Scan |
IS93C66 4096-BIT 733-ISSI 245-ISSI |