SN74LV00ADBRG4 Search Results
SN74LV00ADBRG4 Datasheets (3)
| Part | ECAD Model | Manufacturer | Description | Datasheet Type | PDF Size | Page count | |
|---|---|---|---|---|---|---|---|
| SN74LV00ADBRG4 |
|
Logic - Gates and Inverters, Integrated Circuits (ICs), IC GATE NAND 4CH 2-INP 14-SSOP | Original | 20 | |||
| SN74LV00ADBRG4 |
|
Quadruple 2-Input Positive-NAND Gates 14-SSOP -40 to 85 | Original | 800.79KB | 18 | ||
| SN74LV00ADBRG4 |
|
SN74LV00 - Quadruple 2-Input Positive-NAND Gates 14-SSOP -40 to 85 | Original | 1.16MB | 21 |
SN74LV00ADBRG4 Price and Stock
Texas Instruments SN74LV00ADBRLogic Gates Quad 2-In Pos NAND |
|||||||||||
| Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
|
SN74LV00ADBR |
|
Get Quote | ||||||||
Texas Instruments SN74LV00ADBRG4NAND Gate, LV/LV-A/LVX/H Series, 4-Func, 2-Input, CMOS, PDSO14 |
|||||||||||
| Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
|
SN74LV00ADBRG4 | 1,200 | 1 |
|
Buy Now | ||||||
|
SN74LV00ADBRG4 | 30,580 |
|
Get Quote | |||||||
|
SN74LV00ADBRG4 | 27,080 |
|
Buy Now | |||||||
SN74LV00ADBRG4 Datasheets Context Search
| Catalog Datasheet | Type | Document Tags | |
|---|---|---|---|
|
Contextual Info: SN54LV00A, SN74LV00A QUADRUPLE 2ĆINPUT POSITIVEĆNAND GATES SCLS389J − SEPTEMBER 1997 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 6.5 ns at 5 V D Typical VOLP Output Ground Bounce D <0.8 V at VCC = 3.3 V, TA = 25°C Typical VOHV (Output VOH Undershoot) |
Original |
SN54LV00A, SN74LV00A SCLS389J 000-V A114-A) A115-A) SN54LV00A | |
|
Contextual Info: SN54LV00A, SN74LV00A QUADRUPLE 2ĆINPUT POSITIVEĆNAND GATES SCLS389J − SEPTEMBER 1997 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 6.5 ns at 5 V D Typical VOLP Output Ground Bounce D <0.8 V at VCC = 3.3 V, TA = 25°C Typical VOHV (Output VOH Undershoot) |
Original |
SN54LV00A, SN74LV00A SCLS389J 000-V A114-A) A115-A) SN54LV00A | |
A115-A
Abstract: C101 SN54LV00A SN74LV00A
|
Original |
SN54LV00A, SN74LV00A SCLS389J A115-A C101 SN54LV00A SN74LV00A | |
|
Contextual Info: SN54LV00A, SN74LV00A QUADRUPLE 2ĆINPUT POSITIVEĆNAND GATES SCLS389J − SEPTEMBER 1997 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 6.5 ns at 5 V D Typical VOLP Output Ground Bounce D <0.8 V at VCC = 3.3 V, TA = 25°C Typical VOHV (Output VOH Undershoot) |
Original |
SN54LV00A, SN74LV00A SCLS389J 000-V A114-A) A115-A) SN54LV00A SN74LV00A | |
|
Contextual Info: SN54LV00A, SN74LV00A QUADRUPLE 2-INPUT POSITIVE-NAND GATES SCLS389J − SEPTEMBER 1997 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 6.5 ns at 5 V D Typical VOLP Output Ground Bounce D <0.8 V at VCC = 3.3 V, TA = 25°C Typical VOHV (Output VOH Undershoot) |
Original |
SN54LV00A, SN74LV00A SCLS389J 000-V A114-A) A115-A) SN54LV00A | |
|
Contextual Info: SN54LV00A, SN74LV00A QUADRUPLE 2-INPUT POSITIVE-NAND GATES SCLS389J − SEPTEMBER 1997 − REVISED APRIL 2005 D Ioff Supports Partial-Power-Down Mode D 2-V to 5.5-V VCC Operation D Max tpd of 6.5 ns at 5 V D Typical VOLP Output Ground Bounce SN54LV00A . . . J OR W PACKAGE |
Original |
SN54LV00A, SN74LV00A SCLS389J SN54LV00A | |
|
Contextual Info: SN54LV00A, SN74LV00A QUADRUPLE 2ĆINPUT POSITIVEĆNAND GATES SCLS389J − SEPTEMBER 1997 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 6.5 ns at 5 V D Typical VOLP Output Ground Bounce D <0.8 V at VCC = 3.3 V, TA = 25°C Typical VOHV (Output VOH Undershoot) |
Original |
SN54LV00A, SN74LV00A SCLS389J 000-V A114-A) A115-A) SN54LV00A | |
|
Contextual Info: SN54LV00A, SN74LV00A QUADRUPLE 2-INPUT POSITIVE-NAND GATES SCLS389J − SEPTEMBER 1997 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 6.5 ns at 5 V D Typical VOLP Output Ground Bounce D <0.8 V at VCC = 3.3 V, TA = 25°C Typical VOHV (Output VOH Undershoot) |
Original |
SN54LV00A, SN74LV00A SCLS389J 000-V A114-A) A115-A) SN54LV00A | |
A115-A
Abstract: C101 SN54LV00A SN74LV00A
|
Original |
SN54LV00A, SN74LV00A SCLS389J A115-A C101 SN54LV00A SN74LV00A | |
|
Contextual Info: SN54LV00A, SN74LV00A QUADRUPLE 2ĆINPUT POSITIVEĆNAND GATES SCLS389J − SEPTEMBER 1997 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 6.5 ns at 5 V D Typical VOLP Output Ground Bounce D <0.8 V at VCC = 3.3 V, TA = 25°C Typical VOHV (Output VOH Undershoot) |
Original |
SN54LV00A, SN74LV00A SCLS389J | |
lv00aContextual Info: SN54LV00A, SN74LV00A QUADRUPLE 2-INPUT POSITIVE-NAND GATES SCLS389J − SEPTEMBER 1997 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 6.5 ns at 5 V D Typical VOLP Output Ground Bounce D <0.8 V at VCC = 3.3 V, TA = 25°C Typical VOHV (Output VOH Undershoot) |
Original |
SN54LV00A, SN74LV00A SCLS389J 000-V A114-A) A115-A) SN54LV00A lv00a | |
|
Contextual Info: SN54LV00A, SN74LV00A QUADRUPLE 2ĆINPUT POSITIVEĆNAND GATES SCLS389J − SEPTEMBER 1997 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 6.5 ns at 5 V D Typical VOLP Output Ground Bounce D <0.8 V at VCC = 3.3 V, TA = 25°C Typical VOHV (Output VOH Undershoot) |
Original |
SN54LV00A, SN74LV00A SCLS389J 000-V A114-A) A115-A) SN54LV00A | |
A115-A
Abstract: C101 SN54LV00A SN74LV00A
|
Original |
SN54LV00A, SN74LV00A SCLS389J A115-A C101 SN54LV00A SN74LV00A | |
|
Contextual Info: SN54LV00A, SN74LV00A QUADRUPLE 2ĆINPUT POSITIVEĆNAND GATES SCLS389J − SEPTEMBER 1997 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 6.5 ns at 5 V D Typical VOLP Output Ground Bounce D <0.8 V at VCC = 3.3 V, TA = 25°C Typical VOHV (Output VOH Undershoot) |
Original |
SN54LV00A, SN74LV00A SCLS389J 000-V A114-A) A115-A) SN54LV00A | |
|
|
|||
|
Contextual Info: SN54LV00A, SN74LV00A QUADRUPLE 2ĆINPUT POSITIVEĆNAND GATES SCLS389J − SEPTEMBER 1997 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 6.5 ns at 5 V D Typical VOLP Output Ground Bounce D <0.8 V at VCC = 3.3 V, TA = 25°C Typical VOHV (Output VOH Undershoot) |
Original |
SN54LV00A, SN74LV00A SCLS389J | |
|
Contextual Info: SN54LV00A, SN74LV00A QUADRUPLE 2-INPUT POSITIVE-NAND GATES SCLS389J − SEPTEMBER 1997 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 6.5 ns at 5 V D Typical VOLP Output Ground Bounce D <0.8 V at VCC = 3.3 V, TA = 25°C Typical VOHV (Output VOH Undershoot) |
Original |
SN54LV00A, SN74LV00A SCLS389J 000-V A114-A) A115-A) SN54LV00A | |
A115-A
Abstract: C101 SN54LV00A SN74LV00A lv00a
|
Original |
SN54LV00A, SN74LV00A SCLS389J SN54LV00A A115-A C101 SN54LV00A SN74LV00A lv00a | |
|
Contextual Info: SN54LV00A, SN74LV00A QUADRUPLE 2ĆINPUT POSITIVEĆNAND GATES SCLS389J − SEPTEMBER 1997 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 6.5 ns at 5 V D Typical VOLP Output Ground Bounce D <0.8 V at VCC = 3.3 V, TA = 25°C Typical VOHV (Output VOH Undershoot) |
Original |
SN54LV00A, SN74LV00A SCLS389J 000-V A114-A) A115-A) SN54LV00A | |
|
Contextual Info: SN54LV00A, SN74LV00A QUADRUPLE 2-INPUT POSITIVE-NAND GATES SCLS389J − SEPTEMBER 1997 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 6.5 ns at 5 V D Typical VOLP Output Ground Bounce D <0.8 V at VCC = 3.3 V, TA = 25°C Typical VOHV (Output VOH Undershoot) |
Original |
SN54LV00A, SN74LV00A SCLS389J SN54LV00A | |