UG463 Search Results

xilinx tri mode ethernet TRANSMITTER signal

Abstract: ML505 DVB T transport stream processor vhdl pid tx2/rx2 w2C65 application TEMAC xilinx vhdl rs232 code 202-222 w20DF
Contextual Info: Video Over IP User Guide UG463 v2.0 January 20, 2009 R R Disclaimer: Xilinx is disclosing this user guide, manual, release note, and/or specification (the “Documentation”) to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the

Contextual Info: Differential Input, 1 MSPS 10-Bit and 12-Bit ADCs in an 8-Lead SOT-23 AD7440/AD7450A FEATURES FUNCTIONAL BLOCK DIAGRAM Fast throughput rate: 1 MSPS Specified for VDD of 3 V and 5 V Low power at max throughput rate 4 mW max at 1 MSPS with 3 V supplies 9.25 mW max at 1 MSPS with 5 V supplies

Contextual Info: Pseudo Differential Input, 1 MSPS, 10-/12-Bit ADCs in an 8-Lead SOT-23 AD7441/AD7451 FEATURES FUNCTIONAL BLOCK DIAGRAM VDD Fast throughput rate: 1 MSPS Specified for VDD of 2.7 V to 5.25 V Low power at maximum throughput rate: 4 mW maximum at 1 MSPS with VDD = 3 V