ZL50120 Search Results
ZL50120 Datasheets (5)
Part | ECAD Model | Manufacturer | Description | Curated | Datasheet Type | PDF Size | Page count | |
---|---|---|---|---|---|---|---|---|
ZL50120 | Zarlink Semiconductor | Telecomm/Datacomm, Other - Datasheet Reference | Original | 1.12MB | 93 | |||
ZL50120GAG |
![]() |
Integrated Circuits (ICs) - Interface - Telecom - IC CESOP PROCESSOR 128CH 324BGA | Original | 815.7KB | ||||
ZL50120GAG | Zarlink Semiconductor | 32, 64 and 128 channel CESoP processor. | Original | 1.12MB | 93 | |||
ZL50120GAG | Zarlink Semiconductor | Interface - Telecom, Integrated Circuits (ICs), IC CESOP PROCESSOR 128CH 324PBGA | Original | 96 | ||||
ZL50120GAG2 | Zarlink Semiconductor | Interface - Telecom, Integrated Circuits (ICs), IC CESOP PROCESSOR 128CH 324PBGA | Original | 96 |
ZL50120 Datasheets Context Search
Catalog Datasheet | Type | Document Tags | |
---|---|---|---|
EPON ONU
Abstract: ZL50111 ZL50118 ZL50119 ZL50120 pwe3 PP589
|
Original |
ZL50118/19/20 ZL50120 ZL50111 PP5890 EPON ONU ZL50118 ZL50119 pwe3 PP589 | |
pc toTv BOX Diagram
Abstract: ZL50117GAG2 ZL50116GAG ZL50117GAG ZL50118GAG ZL50119GAG ZL50120GAG ZL50110 ZL50111 ZL50112
|
Original |
ZL50115/16/17/18/19/20 ZL50115GAG ZL50116GAG ZL50117GAG ZL50118GAG ZL50119GAG ZL50120GAG ZL50115GAG2 ZL50116GAG2 ZL50117GAG2 pc toTv BOX Diagram ZL50116GAG ZL50117GAG ZL50118GAG ZL50119GAG ZL50120GAG ZL50110 ZL50111 ZL50112 | |
ZL50110
Abstract: ZL50111 ZL50112 ZL50114 ZL50115GAG ZL50116GAG ZL50117GAG ZL50118GAG ZL50119GAG ZL50120GAG
|
Original |
ZL50115/16/17/18/19/20 ZL50115GAG ZL50116GAG ZL50117GAG ZL50118GAG ZL50119GAG ZL50120GAG ZL50115GAG2 ZL50116GAG2 ZL50117GAG2 ZL50110 ZL50111 ZL50112 ZL50114 ZL50115GAG ZL50116GAG ZL50117GAG ZL50118GAG ZL50119GAG ZL50120GAG | |
"L2TP"Contextual Info: ZL50115/16/17/18/19/20 32, 64 and 128 Channel CESoP Processors Data Sheet Features May 2008 Ordering Information General • Circuit Emulation Services over Packet CESoP transport for MPLS, IP and Ethernet networks • On chip timing & synchronization recovery across |
Original |
ZL50115/16/17/18/19/20 ZL50110, ZL50111, ZL50112 ZL50114 ZL50115GAG ZL50116GAG ZL50117GAG ZL50118GAG ZL50119GAG "L2TP" | |
Contextual Info: ZL50115/16/17/18/19/20 32, 64 and 128 Channel CESoP Processors Data Sheet Features August 2005 Ordering Information General • Circuit Emulation Services over Packet CESoP transport for MPLS, IP and Ethernet networks • On chip timing & synchronization recovery across |
Original |
ZL50115/16/17/18/19/20 ZL50110, ZL50111 ZL50114 ZL50115GAG ZL50116GAG ZL50117GAG ZL50118GAG ZL50119GAG ZL50120GAG | |
ZL50115GAG
Abstract: ZL50116GAG ZL50117GAG ZL50118GAG ZL50119GAG ZL50120GAG ZL50110 ZL50111 ZL50114 ZL50118 equivalent
|
Original |
ZL50115/16/17/18/19/20 ZL50110, ZL50111 ZL50114 ZL50115GAG ZL50116GAG ZL50117GAG ZL50118GAG ZL50119GAG ZL50115GAG ZL50116GAG ZL50117GAG ZL50118GAG ZL50119GAG ZL50120GAG ZL50110 ZL50111 ZL50118 equivalent | |
0X0806Contextual Info: ZLAN-115 Applications of the CESoP Processors Aggregating LAN Traffic with TDM Application Note Contents September 2004 1.0 Packet Interface 2.0 GMII Interface Overview 3.0 Connection to PHYs using GMI 3.1 1000Base-T PHY 3.2 1000Base-X PHY 3.3 1000Base-T and 1000Base-X PHY |
Original |
ZLAN-115 1000Base-T 1000Base-X ZL50110/11/14/18/19/20 0X0806 | |
ZLAN-36
Abstract: GMII layout
|
Original |
ZLAN-36 ZL5011x ZL50110/11/14/15/16/17/18/19/20 GMII layout | |
88E1043
Abstract: 1000BASE-X 1000BASE 88E1020S Gigabit Ethernet PHY 88E1020 "Gigabit Ethernet" 1000base-sx marvell alaska ZL50118
|
Original |
ZLAN-61 1000Base-X 1000Base-T ZL50110/11/14 ZL50115/16/17/18/19/20 88E1043 1000BASE 88E1020S Gigabit Ethernet PHY 88E1020 "Gigabit Ethernet" 1000base-sx marvell alaska ZL50118 | |
ZL50118 Programmers Model
Abstract: ZL50118 ZL50110 ZL50111 ZL50114 ZL50118GAG ZL50119 ZL50119GAG ZL50120 ZL50120GAG
|
Original |
ZL50118/19/20 ZL50118GAG ZL50119GAG ZL50120GAG ZL50110, ZL50111 ZL50114 ZL50118 Programmers Model ZL50118 ZL50110 ZL50111 ZL50118GAG ZL50119 ZL50119GAG ZL50120 ZL50120GAG | |
Contextual Info: Circuit Emulation Service CES PACKET PROCESSING AND SWITCHING/TDM TO PACKET PROCESSORS VOICE/DATA Features # of Streams at 2 or 8 Mbps • • 1024 64 • 32/8 MT90881 • • • • • • • • 1024 32 MT90882 • • • • • • • • 256 16 |
Original |
MEB90880 ZLE50111 MT90880-1-2-3 ZL50110-1-4 | |
PBSRAM
Abstract: 512 552 MT90880 MT90881 MT90882 MT90883 ZL50110 ZL50111 ZL50112 ZL50114
|
Original |
MT90881 MT90882 MT90883 ZL50110 ZL50118 ZL50119 ZL50120 MEB90880 ZLE50111 MT90880-1-2-3 PBSRAM 512 552 MT90880 MT90881 MT90882 MT90883 ZL50110 ZL50111 ZL50112 ZL50114 | |
C1B11Contextual Info: ZL50115/16/17/18/19/20 32, 64 and 128 Channel CESoP Processors Data Sheet Features October 2005 Ordering Information General • Circuit Emulation Services over Packet CESoP transport for MPLS, IP and Ethernet networks • On chip timing & synchronization recovery across |
Original |
ZL50115/16/17/18/19/20 ZL50110, ZL50111 ZL50114 C1B11 | |
ZL50115GAContextual Info: ZL50115/16/17/18/19/20 32, 64 and 128 Channel CESoP Processors Data Sheet Features January 2005 Ordering Information General • Circuit Emulation Services over Packet CESoP transport for MPLS, IP and Ethernet networks • On chip timing & synchronization recovery across |
Original |
ZL50115/16/17/18/19/20 ZL50110, ZL50111 ZL50114 ZL50115GAG ZL50116GAG ZL50117GAG ZL50118GAG ZL50119GAG ZL50120GAG ZL50115GA | |
|
|||
ZLAN-38Contextual Info: ZLAN-38 Applications of the CESoP Processors Flexible TDM Interface Application Note Contents July 2005 1.0 1.0 Flexible TDM Interface 2.0 Unstructured Interface 2.1 Asynchronous Loop Timing 2.2 Asynchronous Network Timing using CET 2.3 Asynchronous Loop Timing or Network Timing |
Original |
ZLAN-38 CET15 | |
RFC4553
Abstract: 1.0 k mef 400
|
Original |
ZL50115/16/17/18/19/20 ZL50110, ZL50111 ZL50114 ZL50115GAG ZL50116GAG ZL50117GAG ZL50118GAG ZL50119GAG ZL50120GAG RFC4553 1.0 k mef 400 | |
Contextual Info: ZL50115/16/17/18/19/20 32, 64 and 128 Channel CESoP Processors Data Sheet Features January 2005 Ordering Information General • Circuit Emulation Services over Packet CESoP transport for MPLS, IP and Ethernet networks • On chip timing & synchronization recovery across |
Original |
ZL50115/16/17/18/19/20 ZL50110, ZL50111 ZL50114 ZL50115GAG ZL50116GAG ZL50117GAG ZL50118GAG ZL50119GAG ZL50120GAG | |
Contextual Info: ZL50115/16/17/18/19/20 32, 64 and 128 Channel CESoP Processors Data Sheet Features April 2005 Ordering Information General • Circuit Emulation Services over Packet CESoP transport for MPLS, IP and Ethernet networks • On chip timing & synchronization recovery across |
Original |
ZL50115/16/17/18/19/20 ZL50110, ZL50111 ZL50114 ZL50115GAG ZL50116GAG ZL50117GAG ZL50118GAG ZL50119GAG ZL50120GAG | |
ZL50110
Abstract: ZL50111 ZL50114 ZL50118 ZL50118GAG ZL50119 ZL50119GAG ZL50120 ZL50120GAG circuit diagram of wifi router
|
Original |
ZL50118/19/20 ZL50118GAG ZL50119GAG ZL50120GAG ZL50110, ZL50111 ZL50114 ZL50110 ZL50111 ZL50118 ZL50118GAG ZL50119 ZL50119GAG ZL50120 ZL50120GAG circuit diagram of wifi router | |
ZL50110
Abstract: ZL50111 ZL50114 ZL50115GAG ZL50116GAG ZL50117GAG ZL50118GAG ZL50119GAG ZL50120GAG circuit diagram of wifi wireless router
|
Original |
ZL50115/16/17/18/19/20 ZL50115GAG ZL50116GAG ZL50117GAG ZL50118GAG ZL50119GAG ZL50120GAG ZL50115GAG2 ZL50116GAG2 ZL50117GAG2 ZL50110 ZL50111 ZL50114 ZL50115GAG ZL50116GAG ZL50117GAG ZL50118GAG ZL50119GAG ZL50120GAG circuit diagram of wifi wireless router | |
prx 2863 120
Abstract: 1.0 k mef 250 EPON ONU MPLS over optical packet switching ZL50110 ZL50111 ZL50114 ZL50115GAG ZL50116GAG ZL50117GAG
|
Original |
ZL50115/16/17/18/19/20 ZL50110, ZL50111 ZL50114 ZL50115GAG ZL50116GAG ZL50117GAG ZL50118GAG ZL50119GAG ZL50120GAG prx 2863 120 1.0 k mef 250 EPON ONU MPLS over optical packet switching ZL50110 ZL50111 ZL50115GAG ZL50116GAG ZL50117GAG |