Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    APEX20K Search Results

    APEX20K Datasheets (45)

    Part ECAD Model Manufacturer Description Curated Datasheet Type PDF
    Apex 20K Altera Using LVDS in APEX 20KE Devices Original PDF
    Apex 20K Altera AN 107: Using Altera Devices in Multi-Voltage Systems Original PDF
    Apex 20K Altera TB 56: Using APEX 20KE CAM for Fast Search Applications Original PDF
    Apex 20K Altera APEX 20KC Programmable Logic Device Data Sheet Original PDF
    Apex 20K Altera AN 106: Designing with 2.5-V Devices Original PDF
    Apex 20K Altera AN 138: LVDS Signaling Using APEX Devices I-O Pins Original PDF
    Apex 20K Altera AN 115: Using the ClockLock & ClockBoost PLL Features in APEX Devices Original PDF
    Apex 20K Altera Using LVDS in the Quartus Software Original PDF
    Apex 20K Altera AN 117: Using Selectable I-O Standards in Altera Devices Original PDF
    Apex 20K Altera Figure 43 Design File for Configuring FLEX 10K & FLEX 6000 (37 KB) Original PDF
    Apex 20K Altera TB 57: Power Consumption Comparison: APEX 20K vs. Virtex Devices Original PDF
    Apex 20K Altera APEX 20KE Programmable Logic Devices Original PDF
    Apex 20K Altera Board Design Guidelines for LVDS Systems Original PDF
    Apex 20K Altera TB 60: Advantages of APEX PLLs over Virtex DLLs Original PDF
    Apex 20K Altera AN 112: Integrating Product-Term Logic in APEX 20K Devices Original PDF
    Apex 20K Altera AN 114: Designing with FineLine BGA Packages Original PDF
    Apex 20K Altera Quartus Programmable Logic Development System & Software Data Sheet Original PDF
    Apex 20K Altera Configuration Devices for APEX & FLEX Devices Data Sheet Original PDF
    Apex 20K Altera EP20K400 Device Original PDF
    Apex 20K Altera MasterBlaster Serial-USB Communications Cable Data Sheet Original PDF

    APEX20K Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    CY7C1302V25

    Abstract: CY7C1304V25 APEX20KE QDR cypress burst of two
    Text: Interfacing the QDR with Altera APEX20KE QDR™: An Introduction The evolution of newer systems has increased demands on speed and performance. As a result of this, faster processors have emerged that have increased the demands on memory performance. Newer memory architectures with higher


    Original     		PDF APEX20KE CY7C1302V25 CY7C1304V25 APEX20KE QDR cypress burst of two

    EP20K1000C

    Abstract: EP20K100E EP20K200C EP20K30E EP20K400C EP20K600C EP20K60E apex20k
    Text: APEX20K_04_J.qxd 3.3 02.9.9 3:51 PM ページ 8 APEX Devices システム・レベル・インテグレーションのための 高集積エンベデッド・プログラマブル・ロジック・デバイス KC 2 X APE ring Featu pper yer Co All-La nnect


    Original     		PDF APEX20K 20KCPLLPhase-Locked 840Mbps 6466MHzPCIPCI-X 22SRAM APEX840Mbps 20KE0 GB-APEX20K-5 EP20K1000C EP20K100E EP20K200C EP20K30E EP20K400C EP20K600C EP20K60E

    APEX20KE

    Abstract: CY7C1302V25 CY7C1304V25 RPS for atm
    Text: Interfacing the QDR with Altera APEX20KE QDR™: An Introduction The evolution of newer systems has increased demands on speed and performance. As a result of this, faster processors have emerged that have increased the demands on memory performance. Newer memory architectures with higher


    Original     		PDF APEX20KE Tabl2001. APEX20KE CY7C1302V25 CY7C1304V25 RPS for atm

    HSTL standards

    Abstract: SSTL-18 class sstl 15-V AGX52008-1 APEX20KC
    Text: 8. Selectable I/O Standards in Arria GX Devices AGX52008-1.2 Introduction This chapter provides guidelines for using industry I/O standards in Arria GX devices, including: • ■ ■ ■ ■ I/O features I/O standards External memory interfaces I/O banks


    Original     		PDF AGX52008-1 HSTL standards SSTL-18 class sstl 15-V APEX20KC

    TC3024

    Abstract: vhdl code hamming vhdl coding for hamming code hamming decoder vhdl code hamming vhdl block diagram code hamming qpsk modulation VHDL CODE vhdl code for block turbo codes TC3014 TC3000
    Text: TurboConcept 1, av. du Technopôle 29280 PLOUZANE FRANCE phone : +33 2 29 00 19 88 fax : +33 2 29 00 18 03 www.turboconcept.com TC3000 Turbo Product Code decoders Introducing turbo product codes with BCH “t=2” codes Customisable bitrate : 7 to 25 Mbits/s


    Original     		PDF TC3000 TC3000 TC3011 TC3014 TC3022 APEX20K TC3024 vhdl code hamming vhdl coding for hamming code hamming decoder vhdl code hamming vhdl block diagram code hamming qpsk modulation VHDL CODE vhdl code for block turbo codes TC3014

    40MHZ

    Abstract: APEX20K APEX20KE tcl script ModelSim
    Text: Scripting with Tcl November 1999, ver. 2.0 Introduction Application Note 118 Developing and running tool command language Tcl scripts in the QuartusTM software allows designers to perform a wide range of simple or complex functions, such as compiling a design or writing procedures to


    Original     		PDF

    c33 compiler

    Abstract: 1Mb x 4 RAM
    Text: PF1130-04 S1C33 Family 32-bit Single Chip Microcomputer • DESCRIPTION The S1C33 Family microcomputer consists of a Seiko Epson original CMOS 32-bit RISC core, ROM, RAM, DMA, timers, SIO, PLL, A/D and other circuits. Featuring high-speed operation, low power consumption, reduced code


    Original     		PDF PF1130-04 S1C33 32-bit S1C33000 60MHz S1C33xxx 16-bit c33 compiler 1Mb x 4 RAM

    B17C

    Abstract: teradyne flex tester AGX52001-1 AGX52002-1 AGX52003-1 AGX52004-1 AGX52005-1 AGX52006-1 AGX52007-1 AGX52008-1
    Text: Arria GX Device Handbook, Volume 2 101 Innovation Drive San Jose, CA 95134 www.altera.com AGX5V2-1.2 Copyright 2007 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and


    Original     		PDF 152-pin B17C teradyne flex tester AGX52001-1 AGX52002-1 AGX52003-1 AGX52004-1 AGX52005-1 AGX52006-1 AGX52007-1 AGX52008-1

    verilog code for amba ahb bus

    Abstract: verilog code for amba ahb master excalibur Board
    Text: Excalibur Bus Functional Model User Guide July 2002 Version 1.2 101 Innovation Drive San Jose, CA 95134 408 544-7000 http://www.altera.com A-UG-XBUS-1.2 Excalibur Bus Functional Model User Guide Copyright  2002 Altera Corporation. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all


    Original     		PDF right000000f] 0000000f] 00000f00] 000f0000] 0f000000] verilog code for amba ahb bus verilog code for amba ahb master excalibur Board

    excalibur APEX development board nios

    Abstract: "dual 7 Segment" APEX nios development board dual 7-segment led JP13 altera board
    Text: Nios Embedded Processor Development Board April 2002, ver. 2.1 Data Sheet Introduction This data sheet describes the features and functionality of the Nios CPU development board included in the ExcaliburTM Development Kit, featuring the Nios embedded processor.


    Original     		PDF 20K200E 16-bit) 32-bit 16-bit excalibur APEX development board nios "dual 7 Segment" APEX nios development board dual 7-segment led JP13 altera board

    APEX20KE

    Abstract: ModelSim 5.4e
    Text: Using ModelSim-Altera in a Quartus II Design Flow December 2002, ver. 1.2 Introduction Application Note 204 This application note is a getting-started guide to using ModelSimR-Altera software in AlteraR programmable logic device PLD design flows. Proper functional and timing simulation is important to ensure design


    Original     		PDF

    AMBA ahb bus protocol

    Abstract: verilog code for ahb bus slave ahb wrapper verilog code excalibur Board
    Text: Excalibur Bus Functional Model User Guide July 2002 Version 1.2 101 Innovation Drive San Jose, CA 95134 408 544-7000 http://www.altera.com UG-XBUS-1.2 Excalibur Bus Functional Model User Guide Copyright  2002 Altera Corporation. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all


    Original     		PDF 000000f] 0000000f] 00000f00] 000f0000] 0f000000] AMBA ahb bus protocol verilog code for ahb bus slave ahb wrapper verilog code excalibur Board

    A-DS-APEX20K-03

    Abstract: No abstract text available
    Text: APEX 20K Programmable Logic Device Family January 2001, ver. 3.3 Features. Data Sheet • Preliminary Information ■ Industry’s first programmable logic device PLD incorporating system-on-a-programmable-chip integration – MultiCoreTM architecture integrating look-up table (LUT) logic,


    Original     		PDF /SUD/apex20k A-DS-APEX20K-03

    82c54 verilog code

    Abstract: verilog code for 16 bit binary multiplier binary multiplier Vhdl code vhdl code for 8 bit bcd COUNTER processor control unit vhdl code D8254 binary multiplier Verilog code APEX20K APEX20KC FLEX10KE
    Text: D8254 Programmable Interval Timer ver 1.08 OVERVIEW The D8254 is a programmable interval timer/counter, binary compatible with industry standard 82C54. The D8254 solves one of the most common problems in any microcomputer system, the generation of accurate


    Original     		PDF D8254 D8254 82C54. 82c54 verilog code verilog code for 16 bit binary multiplier binary multiplier Vhdl code vhdl code for 8 bit bcd COUNTER processor control unit vhdl code binary multiplier Verilog code APEX20K APEX20KC FLEX10KE

    verilog code for floating point multiplication

    Abstract: verilog code for 32-bit alu with test bench ieee single precision floating point alu in vhdl ieee floating point alu in vhdl CORDIC altera APEX20K APEX20KC APEX20KE DP8051XP FLEX10KE
    Text: DP8051XP Pipelined High Performance 8-bit Microcontroller ver 4.05 OVERVIEW DP8051XP is a ultra high performance, speed optimized soft core of a single-chip 8bit embedded controller dedicated for operation with fast typically on-chip and slow (offchip) memories. The core has been designed


    Original     		PDF DP8051XP DP8051XP DP8051XP: verilog code for floating point multiplication verilog code for 32-bit alu with test bench ieee single precision floating point alu in vhdl ieee floating point alu in vhdl CORDIC altera APEX20K APEX20KC APEX20KE FLEX10KE

    bosch can 2.0B

    Abstract: DPRAM FLEX10KE BOSCH CAN vhdl Bosch can Bosch d_can Bosch APEX20K APEX20KC APEX20KE
    Text: DCAN Configurable CAN Bus Controller ver 1.01 ● Last Error Code The DCAN is a stand-alone controller for the Controller Area Network CAN widely used in automotive and industrial applications. DCAN conforms to Bosch CAN 2.0B specification (2.0B Active). Core has simple CPU interface


    Original     		PDF APEX20KC APEX20KE APEX20K FLEX10KE 32-bit bosch can 2.0B DPRAM FLEX10KE BOSCH CAN vhdl Bosch can Bosch d_can Bosch APEX20K APEX20KC APEX20KE

    8051 16bit addition, subtraction

    Abstract: verilog code for alu and register and ram and int 80C51 APEX20K APEX20KC APEX20KE DP8051 DP8051CPU DP8051XP FLEX10KE
    Text: DP8051 Pipelined High Performance 8-bit Microcontroller ver 4.03 OVERVIEW DP8051 is an ultra high performance, speed optimized soft core of a single-chip 8bit embedded controller dedicated for operation with fast typically on-chip and slow (offchip) memories. The core has been designed


    Original     		PDF DP8051 DP8051 DP8051: 8051 16bit addition, subtraction verilog code for alu and register and ram and int 80C51 APEX20K APEX20KC APEX20KE DP8051CPU DP8051XP FLEX10KE

    ALU vhdl code

    Abstract: verilog code for serial multiplier 80C51 APEX20K APEX20KC APEX20KE DP80390 DP80390CPU DP8051 FLEX10KE
    Text: DP80390 Pipelined High Performance 8-bit Microcontroller ver 4.02 OVERVIEW DP80390 is an ultra high performance, speed optimized soft core of a single-chip 8bit embedded controller dedicated for operation with fast typically on-chip and slow (offchip) memories. It supports up to 8 MB of linear code and 16 MB of linear data spaces. The


    Original     		PDF DP80390 DP80390 DP80390: ALU vhdl code verilog code for serial multiplier 80C51 APEX20K APEX20KC APEX20KE DP80390CPU DP8051 FLEX10KE

    vhdl code for phase shift

    Abstract: verilog code for 8 bit shift register vhdl code for spi vhdl code for 8 bit shift register vhdl spi interface DSPIS vhdl code for spi controller implementation on vhdl code for clock phase shift APEX20K APEX20KC
    Text: DSPIS Serial Peripheral Interface –Slave ver 1.01 OVERVIEW The DSPIS is a fully configurable SPI ma slave device, designated to operate with passive devices like memories, LCD drivers etc. The DSPIS allows user to configure polarity and phase of serial clock signal SCK.


    Original     		PDF

    verilog code for floating point multiplication

    Abstract: vhdl code for cordic cosine and sine vhdl code for cordic VHDL code for floating point addition verilog code for floating point division vhdl code for cordic multiplication program for 8051 16bit square root verilog code for single precision floating point multiplication 8051 16bit addition, subtraction CORDIC sine cosine float altera
    Text: DFPMU Floating Point Coprocessor ver 2.05 OVERVIEW DFPMU is a Floating Point Coprocessor, designed to assist CPU in performing the floating point mathematic computations. DFPMU directly replaces C software functions, by equivalent, very fast hardware operations,


    Original     		PDF DP8051, 32-bit verilog code for floating point multiplication vhdl code for cordic cosine and sine vhdl code for cordic VHDL code for floating point addition verilog code for floating point division vhdl code for cordic multiplication program for 8051 16bit square root verilog code for single precision floating point multiplication 8051 16bit addition, subtraction CORDIC sine cosine float altera

    LATTICE 3000 SERIES cpld

    Abstract: ATMEL 350 altera 10 k series cpld DPRAM FLASH370 LATTICE 3000 SERIES APEX20K APEX20KC FLEX6000 FLEX8000
    Text: FPGA/CPLD CONVERSION SERVICE ULC C O S T S AV I N G S WITH NO RISK P L U G A N D S AV E COST REDUCTION In today's market, cost reduction is a must to MADE EASY maintain competitiveness. New products Equivalent complexity, much smaller FPGA, 252 mm² need to be designed fast, before the competition catches up. FPGA/CPLD usage provides early feedback to designers. This


    Original     		PDF 4011C-ULC-07/05/5M LATTICE 3000 SERIES cpld ATMEL 350 altera 10 k series cpld DPRAM FLASH370 LATTICE 3000 SERIES APEX20K APEX20KC FLEX6000 FLEX8000

    SHA-256 Cryptographic Accelerator

    Abstract: verilog code for 128 bit AES encryption CS5311 SHA-1 using vhdl SHA-256 verilog code for 8 bit AES encryption verilog code for aes encryption SHA-512 SHA256 verilog code for 32 bit AES encryption
    Text: CS5310/11/12 Standard Hash Algorithm SHA-1 & SHA-2 Cores TM Virtual Components for the Converging World The CS5310/11/12 Hashing Cores are designed to achieve data authentication in digital broadband, wireless, and multimedia systems. These high performance application specific silicon cores support the Secure Hash


    Original     		PDF CS5310/11/12 CS5310/11/12 CS5310 CS5311 SHA-256 DS5310 SHA-256 Cryptographic Accelerator verilog code for 128 bit AES encryption SHA-1 using vhdl verilog code for 8 bit AES encryption verilog code for aes encryption SHA-512 SHA256 verilog code for 32 bit AES encryption

    verilog code for 32 bit AES encryption

    Abstract: vhdl code for aes decryption vhdl code for AES algorithm verilog code for image encryption and decryption verilog code for 128 bit AES encryption vhdl code for aes vhdl code for aes image encryption and decryption vhdl code for aes 192 encryption block diagram simplex Voice encryption
    Text: CS5265/75 TM AES Simplex Encryption/Decryption Cores Virtual Components for the Converging World The CS5265 and CS5275 Simplex AES encryption/decryption1 cores are designed to achieve data privacy in digital broadband, wireless, and multimedia systems. These high performance application specific cores support


    Original     		PDF CS5265/75 CS5265 CS5275 DS5265/75 verilog code for 32 bit AES encryption vhdl code for aes decryption vhdl code for AES algorithm verilog code for image encryption and decryption verilog code for 128 bit AES encryption vhdl code for aes vhdl code for aes image encryption and decryption vhdl code for aes 192 encryption block diagram simplex Voice encryption

    Untitled

    Abstract: No abstract text available
    Text: Q u a r t u s Programm able Logic Development System Tutorial Altera Corporation 101 Innovation Drive San Jose, CA 95134 408 544-7000 http://www.altera.com Quartus Tutorial Version 1999.10 October 1999 P25-04732-01 Altera, the Altera logo, and MAX+PLUSII are registered trademarks of Altera Corporation in the United States and other


    OCR Scan     		PDF P25-04732-01 EP20K100,