CML VT 50 OHM TERMINATION Search Results

Contextual Info: PRELIMINARY Integrated Circuit Systems, Inc. ICS889833 LOW SKEW, 1-TO-4 DIFFERENTIAL-TO-LVDS FANOUT BUFFER W/INTERNAL TERMINATION GENERAL DESCRIPTION FEATURES The ICS889833 is a high speed 1-to-4 Differential-to-LVDS Fanout Buffer w/Internal HiPerClockS

ICS889871

Abstract: ICS889871AK ICS889871AKLF ICS889871AKLFT ICS889871AKT MO-220 SY89871U
Contextual Info: ICS889871 DIFFERENTIAL-TO-3.3V, 2.5V LVPECL BUFFER/ DIVIDER W/INTERNAL TERMINATION GENERAL DESCRIPTION FEATURES The ICS889871 is a high speed Differential-toICS 3.3V, 2.5V LVPECL Buffer/Divider w/Inter nal HiPerClockS Termination and is a member of the HiPerClockS™

ICS889875

Abstract: ICS889875AK ICS889875AKLF ICS889875AKLFT ICS889875AKT MO-220 SY89875U
Contextual Info: PRELIMINARY Integrated Circuit Systems, Inc. ICS889875 DIFFERENTIAL-TO-LVDS BUFFER/DIVIDER W/ INTERNAL TERMINATION GENERAL DESCRIPTION FEATURES The ICS889875 is a high speed Differential-toLVDS Buffer/Divider w/Internal Termination and HiPerClockS is a member of the HiPerClockS™ family of high

Contextual Info: PRELIMINARY Integrated Circuit Systems, Inc. ICS889872 DIFFERENTIAL-TO-LVDS BUFFER/DIVIDER W/ INTERNAL TERMINATION GENERAL DESCRIPTION FEATURES The ICS889872 is a high speed Differential-toLVDS Buffer/Divider w/Internal Termination and HiPerClockS is a member of the HiPerClockS™ family of high

pecl logic voltage levels

Abstract: CML Vt 50 Ohm termination
Contextual Info: Termination Techniques for Differential Signals 1 COMPARING AC and DC COUPLING • AC-Coupling Advantages • Easily interface logic of different power supplies • Interfacing different logic • DC-Coupling Advantage • Can tolerate data patterns with long runs without

ICS889833

Abstract: ICS889833AK ICS889833AKLF ICS889833AKLFT ICS889833AKT MO-220 SY89833L 833A tube
Contextual Info: ICS889833 LOW SKEW, 1-TO-4 DIFFERENTIAL-TO-LVDS FANOUT BUFFER W/INTERNAL TERMINATION GENERAL DESCRIPTION FEATURES The ICS889833 is a high speed 1-to-4 DifferentialICS to-LVDS Fanout Buffer w/Internal Termination and HiPerClockS is a member of the HiPerClockS™ family of high

833A tube

Abstract: H-183-4 ICS889833 ICS889833AK MO-220 SMA100A SY89833L
Contextual Info: ICS889833 LOW SKEW, 1-TO-4 DIFFERENTIAL-TO-LVDS FANOUT BUFFER W/INTERNAL TERMINATION GENERAL DESCRIPTION FEATURES The ICS889833 is a high speed 1-to-4 DifferentialICS to-LVDS Fanout Buffer w/Internal Termination and HiPerClockS is a member of the HiPerClockS™ family of high

Contextual Info: ZL40207 Precision 1:8 LVPECL Fanout Buffer with On-Chip Input Termination Data Sheet February 2013 Features Ordering Information ZL40207LDG1 ZL40207LDF1 Inputs/Outputs • Accepts differential or single-ended input • LVPECL, LVDS, CML, HCSL, LVCMOS • On-chip input termination resistors and biasing for

ZL40203

Contextual Info: ZL40203 Precision 1:4 LVPECL Fanout Buffer with On-Chip Input Termination Data Sheet February 2013 Ordering Information Features ZL40203LDG1 ZL40203LDF1 Inputs/Outputs • Accepts differential or single-ended input • LVPECL, LVDS, CML, HCSL, LVCMOS • Four precision LVPECL outputs

FS115

Contextual Info: ZL40205 Precision 1:6 LVPECL Fanout Buffer with On-Chip Input Termination Data Sheet February 2013 Features Ordering Information ZL40205LDG1 ZL40205LDF1 Inputs/Outputs 32 Pin QFN 32 Pin QFN Trays Tape and Reel Matte Tin Package Size: 5 x 5 mm -40oC to +85oC

zl40201

Contextual Info: ZL40201 Precision 1:2 LVPECL Fanout Buffer with On-Chip Input Termination Data Sheet February 2013 Ordering Information Features ZL40201LDG1 ZL40201LDF1 Inputs/Outputs • Accepts differential or single-ended input • LVPECL, LVDS, CML, HCSL, LVCMOS • On-chip input termination resistors and biasing for

Contextual Info: ZL40207 Precision 1:8 LVPECL Fanout Buffer with On-Chip Input Termination Data Sheet April 2014 Features Ordering Information ZL40207LDG1 ZL40207LDF1 Inputs/Outputs • Accepts differential or single-ended input • LVPECL, LVDS, CML, HCSL, LVCMOS • On-chip input termination resistors and biasing for

ZLAN-403

Contextual Info: ZL40203 Precision 1:4 LVPECL Fanout Buffer with On-Chip Input Termination Data Sheet April 2014 Ordering Information Features ZL40203LDG1 ZL40203LDF1 Inputs/Outputs • Accepts differential or single-ended input • LVPECL, LVDS, CML, HCSL, LVCMOS • Four precision LVPECL outputs

Contextual Info: ZL40205 Precision 1:6 LVPECL Fanout Buffer with On-Chip Input Termination Data Sheet April 2014 Features Ordering Information ZL40205LDG1 ZL40205LDF1 Inputs/Outputs 32 Pin QFN 32 Pin QFN Trays Tape and Reel Matte Tin Package Size: 5 x 5 mm -40oC to +85oC •

Contextual Info: ZL40225 Precision 2:8 LVPECL Fanout Buffer with Simple Input Reference Switching and On-Chip Input Termination Data Sheet February 2013 Features Ordering Information ZL40225LDG1 ZL40225LDF1 Inputs/Outputs • Accepts two differential or single-ended inputs

Contextual Info: ZL40211 Precision 2:8 LVPECL Fanout Buffer with Glitchfree Input Reference Switching and On-Chip Input Termination Data Sheet February 2013 Features Ordering Information ZL40211LDG1 ZL40211LDF1 Inputs/Outputs • Accepts two differential or single-ended inputs

Contextual Info: ZL40209 Precision 2:6 LVPECL Fanout Buffer with Glitchfree Input Reference Switching and On-Chip Input Termination Data Sheet February 2013 Features Ordering Information ZL40209LDG1 ZL40209LDF1 Inputs/Outputs • Accepts two differential or single-ended inputs

Contextual Info: ZL40225 Precision 2:8 LVPECL Fanout Buffer with Simple Input Reference Switching and On-Chip Input Termination Data Sheet April 2014 Features Ordering Information ZL40225LDG1 ZL40225LDF1 Inputs/Outputs • Accepts two differential or single-ended inputs • LVPECL, LVDS, CML, HCSL, LVCMOS

Contextual Info: ZL40219 Precision 1:8 LVDS Fanout Buffer with On-Chip Input Termination Data Sheet April 2014 Features Ordering Information ZL40219LDG1 ZL40219LDF1 Inputs/Outputs • Accepts differential or single-ended input • LVPECL, LVDS, CML, HCSL, LVCMOS • On-chip input termination and biasing for AC

Contextual Info: ICS889474 2:1 LVDS MULTIPLEXER WITH 1:2 FANOUT AND INTERNAL TERMINATION GENERAL DESCRIPTION FEATURES The ICS889474 is a high speed 2-to-1 differential ICS multiplexer with integrated 2 output LVDS fanout HiPerClockS buffer and internal termination and is a member of

ICS889474

Abstract: SY89474U ICS889474AK MO-220
Contextual Info: ICS889474 2:1 LVDS MULTIPLEXER WITH 1:2 FANOUT AND INTERNAL TERMINATION GENERAL DESCRIPTION FEATURES The ICS889474 is a high speed 2-to-1 differential ICS multiplexer with integrated 2 output LVDS fanout HiPerClockS buffer and internal termination and is a member of

50 Ohm Termination pad

Abstract: 89474A
Contextual Info: PRELIMINARY ICS889474 2:1 LVDS MULTIPLEXER WITH 1:2 FANOUT AND INTERNAL TERMINATION GENERAL DESCRIPTION FEATURES The ICS889474 is a high speed 2-to-1 differential ICS multiplexer with integrated 2 output LVDS fanout HiPerClockS buffer and internal termination and is a member of

Contextual Info: ZL40217 Precision 1:6 LVDS Fanout Buffer with On-Chip Input Termination Data Sheet April 2014 Features Ordering Information ZL40217LDG1 ZL40217LDF1 Inputs/Outputs • Accepts differential or single-ended input • LVPECL, LVDS, CML, HCSL, LVCMOS • On-chip input termination and biasing for AC

Contextual Info: ZL40209 Precision 2:6 LVPECL Fanout Buffer with Glitchfree Input Reference Switching and On-Chip Input Termination Data Sheet April 2014 Features Ordering Information ZL40209LDG1 ZL40209LDF1 Inputs/Outputs • Accepts two differential or single-ended inputs