CMS L06 Search Results

EIA 549 Class 130B transformer

Abstract: mcf 300.04 capacitor 225 35k 844 SMD av 1.40.00 mkt x2 .01uf NTC 20K honeywell 1000 rpm dc motor 12v 100watt BO 680Y clarostat POTENTIOMETER 73JA SMD MARKING CODE 503b 03028BR
Contextual Info: ND3% BASE1 XXXX0118-0396-1-P 396 TSQ: 3001 CMS: CMS-USM TS host OP: NN COMP: 20-07-11 Hour: 11:09 TS:TS date TS time CAPACITORS Find Datasheets Online CERAMIC CAPACITORS MULTILAYER CERAMIC CAPACITORS - 0.5pF TO 82,000pF 2 MULTILAYER CERAMIC CAPACITORS - 0.5pF TO 82,000pF CONT.

ADSP-2186M

Abstract: AD73322 ADSP-2100 ADSP-2181 ADSP-2189M load program on ADSP-2189M 2186M
Contextual Info: a DSP Microcomputer ADSP-2186M FEATURES Performance 13.3 ns Instruction Cycle Time @ 2.5 V Internal , 75 MIPS Sustained Performance Single-Cycle Instruction Execution Single-Cycle Context Switch 3-Bus Architecture Allows Dual Operand Fetches in Every Instruction Cycle

AD73322

Abstract: ADSP-2100 ADSP-2181 ADSP-2185M ADSP-2189M
Contextual Info: a DSP Microcomputer ADSP-2185M System Interface Flexible I/O Structure Allows 2.5 V or 3.3 V Operation; All Inputs Tolerate up to 3.6 V Regardless of Mode 16-Bit Internal DMA Port for High-Speed Access to On-Chip Memory Mode Selectable 4 MByte Memory Interface for Storage of Data Tables

Contextual Info: DSP Microcomputer ADSP-2188M a System Interface Flexible I/O Structure Allows 2.75 V or 3.3 V Operation; All Inputs Tolerate up to 3.6 V Regardless of Mode 16-Bit Internal DMA Port for High-Speed Access to On-Chip Memory Mode Selectable 4 MByte Memory Interface for Storage of Data Tables

73D13

Abstract: AD73322 ADSP-2100 ADSP-2181 ADSP-2188M ADSP-2189M load program on ADSP-2189M
Contextual Info: a DSP Microcomputer ADSP-2188M System Interface Flexible I/O Structure Allows 2.75 V or 3.3 V Operation; All Inputs Tolerate up to 3.6 V Regardless of Mode 16-Bit Internal DMA Port for High-Speed Access to On-Chip Memory Mode Selectable 4 MByte Memory Interface for Storage of Data Tables

Contextual Info: 9/26/00 2 PM a DSP Microcomputer ADSP-2185M System Interface Flexible I/O Structure Allows 2.5 V or 3.3 V Operation; All Inputs Tolerate up to 3.6 V Regardless of Mode 16-Bit Internal DMA Port for High-Speed Access to On-Chip Memory Mode Selectable 4 MByte Memory Interface for Storage of Data Tables

Contextual Info: DSP Microcomputer ADSP-2185M a System Interface Flexible I/O Structure Allows 2.5 V or 3.3 V Operation; All Inputs Tolerate up to 3.6 V Regardless of Mode 16-Bit Internal DMA Port for High-Speed Access to On-Chip Memory Mode Selectable 4 MByte Memory Interface for Storage of Data Tables

Contextual Info: DSP Microcomputer ADSP-2186M a FEATURES Performance 13.3 ns Instruction Cycle Time @ 2.5 V Internal , 75 MIPS Sustained Performance Single-Cycle Instruction Execution Single-Cycle Context Switch 3-Bus Architecture Allows Dual Operand Fetches in Every Instruction Cycle

ADSP-2185N

Abstract: ADSP-2100 ADSP-2184N ADSP-2186N ADSP-2187N ADSP-2189M D1881 ca144
Contextual Info: a DSP Microcomputer ADSP-218xN Series PERFORMANCE FEATURES 12.5 ns Instruction Cycle Time @1.8 V Internal , 80 MIPS Sustained Performance Single-Cycle Instruction Execution Single-Cycle Context Switch 3-Bus Architecture Allows Dual Operand Fetches in Every Instruction Cycle

ADSP-2185N

Abstract: MN1280-R ADSP-2100 ADSP-2184N ADSP-2186N ADSP-2187N ADSP-2189M
Contextual Info: a DSP Microcomputer ADSP-218xN Series PERFORMANCE FEATURES 12.5 ns Instruction Cycle Time @1.8 V Internal , 80 MIPS Sustained Performance Single-Cycle Instruction Execution Single-Cycle Context Switch 3-Bus Architecture Allows Dual Operand Fetches in Every Instruction Cycle

ADSP-2185N

Contextual Info: a DSP Microcomputer ADSP-218xN Series PERFORMANCE FEATURES 12.5 ns Instruction Cycle Time @1.8 V Internal , 80 MIPS Sustained Performance Single-Cycle Instruction Execution Single-Cycle Context Switch 3-Bus Architecture Allows Dual Operand Fetches in Every Instruction Cycle

ADSP-2185N

Abstract: ADSP-2100 ADSP-2184N ADSP-2186N ADSP-2187N ADSP-2189M ADSP-2188
Contextual Info: a DSP Microcomputer ADSP-218xN Series PERFORMANCE FEATURES 12.5 ns Instruction Cycle Time @1.8 V Internal , 80 MIPS Sustained Performance Single-Cycle Instruction Execution Single-Cycle Context Switch 3-Bus Architecture Allows Dual Operand Fetches in Every Instruction Cycle

AD73322

Abstract: ADSP-2100 ADSP-2181 ADSP-2186L ADSP-2189M ADSP-2186LBST-160 ADSP-2186LBCA-160 ADSP-2186LBST-133 ADSP-2186LKST-160
Contextual Info: a FEATURES Performance 25 ns Instruction Cycle Time 40 MIPS Sustained Performance Single-Cycle Instruction Execution Single-Cycle Context Switch 3-Bus Architecture Allows Dual Operand Fetches in Every Instruction Cycle Multifunction Instructions Power-Down Mode Featuring Low CMOS Standby

Contextual Info: a FEATURES PERFORMANCE 25 ns Instruction Cycle Time 40 MIPS Sustained Performance Single-Cycle Instruction Execution Single-Cycle Context Switch 3-Bus Architecture Allows Dual Operand Fetches in Every Instruction Cycle Multifunction Instructions Power-Down Mode Featuring Low CMOS Standby

Contextual Info: a FEATURES PERFORMANCE 19 ns Instruction Cycle Time from 26.32 MHz Crystal @ 3.3 Volts 52 MIPS Sustained Performance Single-Cycle Instruction Execution Single-Cycle Context Switch 3-Bus Architecture Allows Dual Operand Fetches in Every Instruction Cycle Multifunction Instructions

Contextual Info: 12/2/99 3:30 PM a FEATURES PERFORMANCE 25 ns Instruction Cycle Time 40 MIPS Sustained Performance Single-Cycle Instruction Execution Single-Cycle Context Switch 3-Bus Architecture Allows Dual Operand Fetches in Every Instruction Cycle Multifunction Instructions

001C

Abstract: AD1847 ADSP-2100 ADSP-2181 ADSP-2186L ADSP-2186LBST-160 ADSP-2186LBCA-160 ADSP-2186LBST-133 ADSP-2186LKST-160
Contextual Info: a FEATURES PERFORMANCE 25 ns Instruction Cycle Time 40 MIPS Sustained Performance Single-Cycle Instruction Execution Single-Cycle Context Switch 3-Bus Architecture Allows Dual Operand Fetches in Every Instruction Cycle Multifunction Instructions Power-Down Mode Featuring Low CMOS Standby

adsp 2186 instruction set

Abstract: AD73322 ADSP-2100 ADSP-2181 ADSP2186 ADSP-2186 ADSP-2189M 347mW
Contextual Info: a FEATURES PERFORMANCE 25 ns Instruction Cycle Time 40 MIPS Sustained Performance Single-Cycle Instruction Execution Single-Cycle Context Switch 3-Bus Architecture Allows Dual Operand Fetches in Every Instruction Cycle Multifunction Instructions Power-Down Mode Featuring Low CMOS Standby

adsp 2186 instruction set

Abstract: AD1847 ADSP-2100 ADSP-2181 ADSP2186 ADSP-2186
Contextual Info: a FEATURES PERFORMANCE 25 ns Instruction Cycle Time 40 MIPS Sustained Performance Single-Cycle Instruction Execution Single-Cycle Context Switch 3-Bus Architecture Allows Dual Operand Fetches in Every Instruction Cycle Multifunction Instructions Power-Down Mode Featuring Low CMOS Standby

ADSP218XN

Abstract: ADSP-2185N A 3202 DIODE DATASHEET adsp 2186 instruction set DIODE C04 06 EBR 5v MS-026 lqfp 80 ADSP-2100 ADSP-2184N ADSP-2185
Contextual Info: a DSP Microcomputer ADSP-218xN Series PERFORMANCE FEATURES SYSTEM INTERFACE FEATURES 12.5 ns Instruction cycle time @1.8 V internal , 80 MIPS sustained performance Single-cycle instruction execution Single-cycle context switch 3-bus architecture allows dual operand fetches in every

ADSP-2185N

Contextual Info: a DSP Microcomputer ADSP-218xN Series PERFORMANCE FEATURES SYSTEM INTERFACE FEATURES 12.5 ns Instruction cycle time @1.8 V internal , 80 MIPS sustained performance Single-cycle instruction execution Single-cycle context switch 3-bus architecture allows dual operand fetches in every

Contextual Info: DSP Microcomputer ADSP-2184L/ADSP-2185L/ADSP-2186L/ADSP-2187L PERFORMANCE FEATURES SYSTEM INTERFACE FEATURES Up to 19 ns instruction cycle time, 52 MIPS sustained performance Single-cycle instruction execution Single-cycle context switch 3-bus architecture allows dual operand fetches in every

ADSP-2187L

Abstract: ADSP-2100 ADSP-2184L ADSP-2185L ADSP-2186L c4064 ADSP2187LBSTZ-210 7 segmen LQFP-100 footprint ADSP-2186LBST-160
Contextual Info: DSP Microcomputer ADSP-2184L/ADSP-2185L/ADSP-2186L/ADSP-2187L PERFORMANCE FEATURES SYSTEM INTERFACE FEATURES Up to 19 ns instruction cycle time, 52 MIPS sustained performance Single-cycle instruction execution Single-cycle context switch 3-bus architecture allows dual operand fetches in every

5252 F

Abstract: "5252 F" THR15 H-38-9 SVTD "switching office" svts 052 Motorola 0X69 TEC032642 ATM H008
Contextual Info: Data Sheet August 1999 microelectronics group Lucent Technologies Bell Labs Innovations TEC03264 32-Channel Echo Canceller Features Applications Overall Device • ■ ■ ■ ■ Dual-convergence voiceband echo canceller EC . ■ 32 independent and individually controlled echo