Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    COOLRUNNER CPLD Search Results

    COOLRUNNER CPLD Result Highlights (2)

    Part ECAD Model Manufacturer Description Download Buy
    JM38510/50407BRA Texas Instruments Standard High-Speed PAL Circuits 20-CDIP -55 to 125 Visit Texas Instruments Buy
    JM38510/50402BRA Texas Instruments Standard High-Speed PAL Circuits 20-CDIP -55 to 125 Visit Texas Instruments Buy

    COOLRUNNER CPLD Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    XAPP348

    Abstract: spi master vhdl code for spi 8 bit shift register 68HC11 XAPP349 XAPP386 XC2C256 XCR3256XL CPLD CoolRunner CPLD
    Text: Application Note: CoolRunner CPLD CoolRunner Serial Peripheral Interface Master R XAPP348 v1.2 December 13, 2002 Summary This document details the VHDL implementation of a Serial Peripheral Interface (SPI) master in a Xilinx CoolRunner XPLA3 CPLD. CoolRunner CPLDs are the lowest power CPLDs


    Original
    PDF XAPP348 XCR3256XL XC2C256 XAPP386, XAPP348 spi master vhdl code for spi 8 bit shift register 68HC11 XAPP349 XAPP386 CPLD CoolRunner CPLD

    8051 microcontroller

    Abstract: 8051 timing diagram vhdl code for 8 bit register XAPP349 8051 free vhdl source code for 8051 microcontroller microcontroller using vhdl xilinx 8051 8051 used in machine functional block diagram of 8051 microcontroller
    Text: Application Note: CoolRunner CPLD R CoolRunner XPLA3 CPLD 8051 Microcontroller Interface XAPP349 v1.2 January 15, 2003 Summary This document details the VHDL implementation of an 8051 microcontroller interface in a Xilinx CoolRunner XPLA3 CPLD. CoolRunner XPLA3 CPLDs are the lowest power CPLDs


    Original
    PDF XAPP349 XAPP393 XAPP349 8051 microcontroller 8051 timing diagram vhdl code for 8 bit register 8051 free vhdl source code for 8051 microcontroller microcontroller using vhdl xilinx 8051 8051 used in machine functional block diagram of 8051 microcontroller

    XAPP348

    Abstract: 68HC11 XAPP349 XAPP350 XC2C256 XCR3256XL Bidirectional Bus VHDL vhdl code for spi vhdl spi interface
    Text: Application Note: CoolRunner CPLD R CoolRunner Serial Peripheral Interface Master XAPP348 v1.1 October 1, 2002 Summary This document details the VHDL implementation of a Serial Peripheral Interface (SPI) master in a Xilinx CoolRunner XPLA3 CPLD. CoolRunner CPLDs are the lowest power CPLDs


    Original
    PDF XAPP348 XCR3256XL XC2C256 XAPP348 68HC11 XAPP349 XAPP350 Bidirectional Bus VHDL vhdl code for spi vhdl spi interface

    CoolRunner CPLD

    Abstract: scrolling message display in cpld programming for embedded systems systronix block diagram UART using VHDL
    Text: Application Note: CoolRunner CPLD R XAPP351 v1.0 November 7, 2000 The CoolRunner CPLD IRL Demo: An Example of Using the Internet to Configure a CoolRunner CPLD Summary This document details the process used to demonstrate configuring a CoolRunner® CPLD over


    Original
    PDF XAPP351 CoolRunner CPLD scrolling message display in cpld programming for embedded systems systronix block diagram UART using VHDL

    XPLA3

    Abstract: X335 XAPP335 LCT6 pla macrocells Signal Path Designer
    Text: Application Note: CoolRunner R XAPP335 v1.0 April 17, 2000 Macrocell Configurations in CoolRunner XPLA3 CPLDs Summary This document describes the macrocell configurations of Xilinx CoolRunner XPLA CPLDs . Introduction Xilinx CoolRunner XPLA3 CPLDs provide designers with several useful configuration options


    Original
    PDF XAPP335 XPLA3 X335 XAPP335 LCT6 pla macrocells Signal Path Designer

    8051 microcontroller

    Abstract: 8051 timing diagram 8051 microcontroller pdf free download circuit for 8051 interface with memory XAPP393 8051 microcontroller DATA SHEET microcontroller using vhdl 8051 8051 datasheet vhdl code
    Text: Application Note: CoolRunner-II CPLD R CoolRunner-II CPLD 8051 Microcontroller Interface XAPP393 v1.0 January 15, 2003 Summary This document details the VHDL implementation of an 8051 microcontroller interface in a Xilinx CoolRunner -II CPLD. CoolRunner CPLDs are the lowest power CPLDs available, making


    Original
    PDF XAPP393 XAPP349 XAPP388 8051 microcontroller 8051 timing diagram 8051 microcontroller pdf free download circuit for 8051 interface with memory XAPP393 8051 microcontroller DATA SHEET microcontroller using vhdl 8051 8051 datasheet vhdl code

    Untitled

    Abstract: No abstract text available
    Text: New Products – XPLA3 CPLDs The New XPLA3 CPLD Family The Best CoolRunner Family Yet CoolRunner devices are ideal for low-power, high-perfor mance applications. by Reno Sanchez, CoolRunner Marketing & Applications Manager, Xilinx, renos@Xilinx.com he CoolRunner CPLD families are the


    Original
    PDF

    vhdl code manchester and miller encoder

    Abstract: vhdl code manchester encoder VHDL Coding for Pulse Width Modulation XAPP339 ook modulation vhdl code matrix converting circuit VHDL or CPLD code VHDL code of lcd display vhdl manchester DR300 DR3000
    Text: Application Note: CoolRunner CPLD R Wireless Transceiver for the CoolRunner CPLD XAPP358 v1.2 December 2, 2002 Summary This document focuses on the design of a wireless transceiver using CoolRunner CPLDs. The wireless transceiver is implemented using the CoolRunner demo board. The wireless


    Original
    PDF XAPP358 XCR3256XL XC2C256 vhdl code manchester and miller encoder vhdl code manchester encoder VHDL Coding for Pulse Width Modulation XAPP339 ook modulation vhdl code matrix converting circuit VHDL or CPLD code VHDL code of lcd display vhdl manchester DR300 DR3000

    8 bit LFSR

    Abstract: 8 bit LFSR for test pattern generation
    Text: Applications CoolRunner CPLDs CoolRunner Power-Saving Tips and Tricks These techniques can lower your CoolRunner power consumption by 40%. by Frank Wirtz Staff Applications Engineer, Xilinx Inc. frankw@xilinx.com With the advent of Fast Zero Power technology and CoolRunner CPLDs, you can


    Original
    PDF XAPP346) tech40 com/xapp/xapp346 8 bit LFSR 8 bit LFSR for test pattern generation

    8051 microcontroller

    Abstract: 8051 timing diagram 8051 microcontroller DATA SHEET 8051 microcontroller pdf free download circuit for 8051 interface with memory clock with 8051 microcontroller 8051 microcontroller datasheet 8051 8051 microcontroller using vhdl 8051 DATA SHEET
    Text: Application Note: CoolRunner CPLD CoolRunner CPLD 8051 Microcontroller Interface R XAPP349 v1.0 December 7, 2000 Summary This document details the VHDL implementation of an 8051 microcontroller interface in a Xilinx CoolRunner XPLA3 CPLD. CoolRunner CPLDs are the lowest power CPLDs available,


    Original
    PDF XAPP349 XAPP349 8051 microcontroller 8051 timing diagram 8051 microcontroller DATA SHEET 8051 microcontroller pdf free download circuit for 8051 interface with memory clock with 8051 microcontroller 8051 microcontroller datasheet 8051 8051 microcontroller using vhdl 8051 DATA SHEET

    CoolRunner XPLA3 CPLD Family

    Abstract: LCT3 IC s WITH 4 NAND S Pal programming PT16 PLD 22V10 PLD Programming Information
    Text: White Paper: CoolRunner CPLD CoolRunner XPLA3 CPLD Architecture Overview R WP105 v1.0 January 6, 2000 Author: Reno Sanchez Summary This document describes the CoolRunner™ XPLA3 CPLD architecture. Introduction This document describes the CoolRunner XPLA3 (eXtended Programmable Logic Array—third


    Original
    PDF WP105 CoolRunner XPLA3 CPLD Family LCT3 IC s WITH 4 NAND S Pal programming PT16 PLD 22V10 PLD Programming Information

    VHDL Coding for Pulse Width Modulation

    Abstract: ook modulation vhdl code VHDL code of lcd display vhdl code for lcd display vhdl code manchester and miller encoder LCD module in VHDL vhdl code manchester encoder vhdl code miller encoder vhdl manchester encoder XAPP353
    Text: Application Note: CoolRunner CPLD R Wireless Transceiver for the CoolRunner CPLD XAPP358 v1.1 May 18, 2001 Summary This document focuses on the design of a wireless transceiver using an XPLA3 CoolRunner CPLD. The wireless transceiver is implemented using the CoolRunner™ XPLA3™ demo board


    Original
    PDF XAPP358 VHDL Coding for Pulse Width Modulation ook modulation vhdl code VHDL code of lcd display vhdl code for lcd display vhdl code manchester and miller encoder LCD module in VHDL vhdl code manchester encoder vhdl code miller encoder vhdl manchester encoder XAPP353

    vhdl code CRC-8

    Abstract: XCR3256XL-7TQ144C vhdl code serial CRC8 interrupt controller vhdl code download microcontroller using vhdl SMBus vhdl code for i2c watchdog vhdl XAPP353 SH7750
    Text: Application Note: CoolRunner CPLDs CoolRunner XPLA3 SMBus Controller Implementation R XAPP353 v1.0 February 14, 2001 Summary This document details the VHDL implementation of an system Management Bus (SMBus) controller in a Xilinx CoolRunner® XPLA3 256-macrocell CPLD. CoolRunner CPLDs are the


    Original
    PDF XAPP353 256-macrocell XAPP353 vhdl code CRC-8 XCR3256XL-7TQ144C vhdl code serial CRC8 interrupt controller vhdl code download microcontroller using vhdl SMBus vhdl code for i2c watchdog vhdl SH7750

    COOLRUNNER-II examples

    Abstract: HSTL standards Signal Path Designer XAPP375
    Text: Application Note: CoolRunner-II CPLD R Understanding the CoolRunner-II Timing Model XAPP375 v1.0 January 3, 2002 Summary This document describes the CoolRunner -II timing model. Understanding the CoolRunner-II timing model is essential to creating a CPLD design that meets the desired timing


    Original
    PDF XAPP375 COOLRUNNER-II examples HSTL standards Signal Path Designer XAPP375

    8051 microcontroller

    Abstract: 8051 microcontroller block diagram XAPP349 X349 XC2C64 XCR3064XL xilinx 8051 8051 used in machine 8051 microcontroller block diagram details 8051 timing diagram
    Text: Application Note: CoolRunner CPLD R CoolRunner CPLD 8051 Microcontroller Interface XAPP349 v1.1 October 1, 2002 Summary This document details the VHDL implementation of an 8051 microcontroller interface in a Xilinx CoolRunner CPLD. CoolRunner CPLDs are the lowest power CPLDs available, making


    Original
    PDF XAPP349 XCR3064XL XC2C64 XAPP349 8051 microcontroller 8051 microcontroller block diagram X349 XC2C64 xilinx 8051 8051 used in machine 8051 microcontroller block diagram details 8051 timing diagram

    vhdl code CRC-8

    Abstract: SMBus XAPP353 XCR3256XL-7TQ144C vhdl code for i2c Slave microcontroller using vhdl SH7750 XC2C256 XCR3256XL project of 8 bit microprocessor using vhdl
    Text: Application Note: CoolRunner CPLDs R CoolRunner XPLA3 SMBus Controller Implementation XAPP353 v1.1 October 1, 2002 Summary This document details the VHDL implementation of an system Management Bus (SMBus) controller in a Xilinx CoolRunner XPLA3 256-macrocell CPLD. CoolRunner CPLDs are the


    Original
    PDF XAPP353 256-macrocell XCR3256XL XC2C256 XAPP353 vhdl code CRC-8 SMBus XCR3256XL-7TQ144C vhdl code for i2c Slave microcontroller using vhdl SH7750 XCR3256XL project of 8 bit microprocessor using vhdl

    XC9500

    Abstract: Operational Amplifiers how to
    Text: Technology Update - CoolRunner Fast Zero Power FZP Technology How CoolRunner CPLDs Minimize System Current Demand CoolRunner CPLDs require very little power yet operate at very high speeds—here’s how. by Ron Cline, Director of CoolRunner Product Development, Xilinx, Inc., ron.cline@xilinx.com


    Original
    PDF XC9500 16-bit Operational Amplifiers how to

    single and gate

    Abstract: XAPP376 DS090 MC16 MC56 PT56 CoolRunner-II CPLD
    Text: Application Note: CoolRunner-II CPLD Understanding the CoolRunner-II Logic Engine R XAPP376 v1.0 January 3, 2002 Summary CoolRunner -II is the Xilinx CPLD Family that raises the standard for Complex Programmable Logic Devices. CoolRunner-II delivers unmatched performance with the industry’s lowest


    Original
    PDF XAPP376 single and gate XAPP376 DS090 MC16 MC56 PT56 CoolRunner-II CPLD

    spi master

    Abstract: spi master 68hc11 vhdl spi bus vhdl code for spi 68hc11 multiple byte transfer using spi 16 bit data bus using vhdl data transfer instruction of 68HC11 DATASHEET OF SPI protocol spi_master 68HC11
    Text: Application Note: CoolRunner CPLD CoolRunner XPLA3 Serial Peripheral Interface Master R XAPP348 v1.0 November 29, 2000 Summary This document details the VHDL implementation of a Serial Peripheral Interface (SPI) master in a Xilinx CoolRunner XPLA3 CPLD. CoolRunner CPLDs are the lowest power CPLDs


    Original
    PDF XAPP348 XAPP348 spi master spi master 68hc11 vhdl spi bus vhdl code for spi 68hc11 multiple byte transfer using spi 16 bit data bus using vhdl data transfer instruction of 68HC11 DATASHEET OF SPI protocol spi_master 68HC11

    8051 microcontroller

    Abstract: 8051 timing diagram 8051 microcontroller block diagram microcontroller using vhdl 8051 8051 microcontroller DATA SHEET 8051 microcontroller datasheet 8051 microcontroller pdf free download XAPP393 clock with 8051 microcontroller
    Text: Application Note: CoolRunner CPLD R CoolRunner XPLA3 CPLD 8051 Microcontroller Interface XAPP349 v1.3 March 25, 2005 Summary This document details the VHDL implementation of an 8051 microcontroller interface in a Xilinx CoolRunner XPLA3 CPLD. CoolRunner XPLA3 CPLDs are the lowest power CPLDs


    Original
    PDF XAPP349 XAPP393 XAPP349 8051 microcontroller 8051 timing diagram 8051 microcontroller block diagram microcontroller using vhdl 8051 8051 microcontroller DATA SHEET 8051 microcontroller datasheet 8051 microcontroller pdf free download clock with 8051 microcontroller

    K2811

    Abstract: p22bc XAPP336 XAPP391
    Text: Application Note: CoolRunner R XAPP336 v1.3 January 15, 2003 Design of a 16b/20b Encoder/Decoder Using a CoolRunner XPLA3 CPLD Summary This document details the VHDL implementation of a fibre channel byte-oriented transmission encoder and decoder in a Xilinx CoolRunner XPLA3 CPLD. CoolRunner CPLDs are the


    Original
    PDF XAPP336 16b/20b 8b/10b K2811 p22bc XAPP336 XAPP391

    8b/10b encoder

    Abstract: XAPP336 8b/10b decoder XCR3128XL-10VQ100C XAPP338
    Text: Application Note: CoolRunner R XAPP336 v1.0 July 15, 2000 Design of a 16b/20b Encoder/Decoder Using a CoolRunner CPLD Summary This document details the VHDL implementation of a fibre channel byte-oriented transmission encoder and decoder in a Xilinx CoolRunner CPLD. CoolRunner CPLDs are the lowest power


    Original
    PDF XAPP336 16b/20b 8b/10b 8b/10b encoder XAPP336 8b/10b decoder XCR3128XL-10VQ100C XAPP338

    VHDL code for lcd interfacing to cpld

    Abstract: XAPP381 COOLRUNNER-II 7 segment program VHDL code of lcd display COOLRUNNER-II 7 segment pciii COOLRUNNER-II examples low pass Filter VHDL code vhdl code for lcd display Xilinx lcd
    Text: Application Note: CoolRunner-II CPLD R CoolRunner-II Demo Board XAPP381 v1.0 September 1, 2002 Summary This document describes the demo board that uses the CoolRunner -II 64-macrocell CPLD. Introduction The new CoolRunner-II CPLD family utilizes a true CMOS based architecture that provides


    Original
    PDF XAPP381 64-macrocell MBR0520LT1 NCP1400ASN19T1 S3883-32 com/S3883 VHDL code for lcd interfacing to cpld XAPP381 COOLRUNNER-II 7 segment program VHDL code of lcd display COOLRUNNER-II 7 segment pciii COOLRUNNER-II examples low pass Filter VHDL code vhdl code for lcd display Xilinx lcd

    vhdl code for i2c

    Abstract: high level block diagram for i2c controller microcontroller using vhdl XAPP385 vhdl code for i2c Slave COOLRUNNER-II test circuit address generator logic vhdl code I2C master controller VHDL code Philips MBB vhdl code 16 bit processor
    Text: Application Note: CoolRunner-II CPLD R XAPP385 v1.0 December 24, 2002 CoolRunner-II CPLD I2C Bus Controller Implementation Summary This document details the VHDL implementation of an I2C controller in a Xilinx CoolRunner -II 256-macrocell CPLD. CoolRunner-II CPLDs are the lowest power CPLDs


    Original
    PDF XAPP385 256-macrocell XAPP333, vhdl code for i2c high level block diagram for i2c controller microcontroller using vhdl XAPP385 vhdl code for i2c Slave COOLRUNNER-II test circuit address generator logic vhdl code I2C master controller VHDL code Philips MBB vhdl code 16 bit processor