CY7C130A Search Results
CY7C130A Datasheets Context Search
Catalog Datasheet | Type | Document Tags | |
---|---|---|---|
PLCC-52
Abstract: CY7C130 CY7C131 CY7C140 CY7C141 CY7C131-25JC CY7C131-35J Z1014
|
Original |
CY7C130, CY7C130A CY7C131, CY7C131A CY7C140, CY7C141 CY7C130/130A/CY7C131/131A/CY7C140 CY7C130/130A/ CY7C131/131A PLCC-52 CY7C130 CY7C131 CY7C140 CY7C141 CY7C131-25JC CY7C131-35J Z1014 | |
CY7C
Abstract: CY7C130 CY7C131 CY7C140 CY7C141
|
Original |
CY7C130, CY7C130A CY7C131, CY7C131A CY7C130/130A/CY7C131/131A/CY7C140 CY7C141 CY7C130/130A/CY7C131/131A CY7C CY7C130 CY7C131 CY7C140 CY7C141 | |
CY7C130
Abstract: CY7C131 CY7C140 CY7C141
|
Original |
CY7C130, CY7C130A CY7C131, CY7C131A CY7C130/130A/CY7C131/131A CY7C140/CY7C141 CY7C130/130A/CY7C131/131A; 48-pin CY7C13ication CY7C130 CY7C131 CY7C140 CY7C141 | |
Contextual Info: CY7C130, CY7C130A CY7C131, CY7C131A 1 K x 8 Dual-Port Static RAM 1 K × 8 Dual-Port Static RAM Functional Description Features • True dual-ported memory cells, which allow simultaneous reads of the same memory location ■ 1 K × 8 organization ■ 0.65 micron CMOS for optimum speed and power |
Original |
CY7C130, CY7C130A CY7C131, CY7C131A CY7C130/130A/CY7C131/131A CY7C140/CY7C141 CY7C130/130A/CY7C131/131A; 48-pinout | |
7C130
Abstract: 7c131 CY7C130 CY7C131 CY7C140 CY7C141 CY7C131-55JXC CY7C131-55NXC MIL-STD-183 Z1014
|
Original |
CY7C130, CY7C130A CY7C131, CY7C131A CY7C130/130A/CY7C131/131A/CY7C140 CY7C141 CY7C130/130A/ CY7C131/131A CY7C140/CY7C141 16-bit 7C130 7c131 CY7C130 CY7C131 CY7C140 CY7C141 CY7C131-55JXC CY7C131-55NXC MIL-STD-183 Z1014 | |
Contextual Info: CY7C130 1 K x 8 Dual-Port Static RAM 1 K × 8 Dual-Port Static RAM Features Functional Description • True dual-ported memory cells, which allow simultaneous reads of the same memory location ■ 1 K × 8 organization ■ 0.65 micron CMOS for optimum speed and power |
Original |
CY7C130 CY7C130 | |
Contextual Info: ^ S' CY7C130/CY7C131 CY7C140/CY7C141 mm CYPRESS SEMICONDUCTOR • 1024 x 8 Dual-Port Static RAM Features Functional Description • 0.8-micron CMOS for optimum speed/power • Automatic power-down • TTL compatible • Capable of withstanding greater than |
OCR Scan |
CY7C130/CY7C131 CY7C140/CY7C141 CY7C130/CY7C131 CY7C140/ CY7C141 CY7C130/ CY7C131; CY7C130/CY7C131/CY7C140/ CY7C141 | |
Contextual Info: CY7C130 1 K x 8 Dual-Port Static RAM 1 K × 8 Dual-Port Static RAM Features Functional Description • True dual-ported memory cells, which allow simultaneous reads of the same memory location ■ 1 K × 8 organization ■ 0.65 micron CMOS for optimum speed and power |
Original |
CY7C130 48-pin CY7C130) CY7C130 CY7C130ut | |
CY7C136E-55NXC
Abstract: CY7C131E-55 cy7c136e CY7C131E-15NXI CY7C136AE-55NXI
|
Original |
CY7C131E, CY7C131AE CY7C136E, CY7C136AE CY7C136E-55NXC CY7C131E-55 cy7c136e CY7C131E-15NXI CY7C136AE-55NXI |