Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    D24D31 Search Results

    D24D31 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    HIP-66

    Abstract: No abstract text available
    Text: FLASH AS8FLC1M32 FIGURE 1: PIN ASSIGNMENT Top View Hermetic, Multi-Chip Module (MCM) 32Mb, 1M x 32, 3.0Volt Boot Block FLASH Array Available via Applicable Specifications: • MIL-PRF-38534, Class H FEATURES • • • • • • • • • • • •


    Original     		PDF AS8FLC1M32 MIL-PRF-38534, 64Kbyte 1Mx32, AS8FLC1M32B HIP-66

    DFSDM

    Abstract: SAM9M10 K 2141 AC97 ARM926EJ-S AT91SAM ISO7816 NBC 3111 hc 541 rfid reader id-20
    Text: Features • 400 MHz ARM926EJ-S ARM Thumb® Processor – 32 KBytes Data Cache, 32 KBytes Instruction Cache, MMU • Memories • • • • – DDR2 Controller 4-bank DDR2/LPDDR, SDR/LPSDR – External Bus Interface supporting 4-bank DDR2/LPDDR, SDR/LPSDR, Static


    Original     		PDF ARM926EJ-STM 64-KByte 6355C 19-Apr-11 DFSDM SAM9M10 K 2141 AC97 ARM926EJ-S AT91SAM ISO7816 NBC 3111 hc 541 rfid reader id-20

    Untitled

    Abstract: No abstract text available
    Text: ARM-based Embedded MPU SAM9G35 DATASHEET Description The SAM9G35 is a member of the Atmel series of 400 MHz ARM926EJ-S embedded MPUs that support high bandwidth communication and advanced user interfaces and are optimized for industrial applications such as building automation,


    Original     		PDF SAM9G35 SAM9G35 ARM926EJ-Sâ 10-bit

    PX3-2

    Abstract: AT32UC3A0256 128f 385P AT32UC3A0512
    Text: Features • High Performance, Low Power 32-Bit Atmel AVR® Microcontroller • • • • • • • • • • • • • • • • – Compact Single-cycle RISC Instruction Set Including DSP Instruction Set – Read-Modify-Write Instructions and Atomic Bit Manipulation


    Original     		PDF 32-Bit 33MHz 32058K -AVR32-01/12 PX3-2 AT32UC3A0256 128f 385P AT32UC3A0512

    ATMEL 234

    Abstract: how to derive sim 900 ARM926EJ-S AT91SAM ISO7816
    Text: Features • Incorporates the ARM926EJ-S ARM Thumb® Processor • • • • • • • • • • – DSP Instruction Extensions – ARM Jazelle® Technology for Java® Acceleration – 16-Kbyte Data Cache, 16-Kbyte Instruction Cache, Write Buffer


    Original     		PDF ARM926EJ-STM 16-Kbyte 16-bits 6462B 6-Sep-11 ATMEL 234 how to derive sim 900 ARM926EJ-S AT91SAM ISO7816

    lfxp2-40e

    Abstract: LVCMOS25 LD48 LFXP2-17E-5FTN256C HB1004 ispLEVER project Navigator route place LFXP2-5E-5QN IPUG35 LFXP2-8E
    Text: LatticeXP2 Family Handbook HB1004 Version 02.9, May 2011 LatticeXP2 Family Handbook Table of Contents May 2011 Section I. LatticeXP2 Family Data Sheet Introduction Features . 1-1


    Original     		PDF HB1004 TN1144 TN1220. TN1143 lfxp2-40e LVCMOS25 LD48 LFXP2-17E-5FTN256C ispLEVER project Navigator route place LFXP2-5E-5QN IPUG35 LFXP2-8E

    RF 351

    Abstract: multi format memory card reader KPS seven segment display SMC62 AC97 AT32AP7001 AVR32 Pin connection of bk 1085 HS 153 SP "BANDGAP REFERENCE" cross
    Text: Features • High Performance, Low Power AVR 32 32-Bit Microcontroller • • • • • • • • • • • • • • • • • – 210 DMIPS throughput at 150 MHz – 16 KB instruction cache and 16 KB data caches – Memory Management Unit enabling use of operating systems


    Original     		PDF 32-Bit 32KBytes 2015A AVR32 RF 351 multi format memory card reader KPS seven segment display SMC62 AC97 AT32AP7001 Pin connection of bk 1085 HS 153 SP "BANDGAP REFERENCE" cross

    STP3010

    Abstract: SUN HOLD ras 0910 ras 0910 STP3010PGA display duplo 27C256 MARK 4C7 BT467
    Text: STP3010 July 1997 TGX DATA SHEET TurboGX Graphics Accelerator DESCRIPTION The STP3010 employs over 128,000 gates and implements an extended superset of previous GX architectures. This chip provides an integral SBus interface, VRAM video random-access memory controller, a high-performance math engine, plus a high-performance rendering (or drawing) engine. A complete graphics


    Original     		PDF STP3010 STP3010 STP3010PGA 223-Pin SUN HOLD ras 0910 ras 0910 STP3010PGA display duplo 27C256 MARK 4C7 BT467

    A 434 RF Receiver TRANSMITTER PAIR

    Abstract: AT45DB161B pam 8304 bcfk AUTOMATIC ROOM LIGHT CONTROLLER using ldr abstract AT91RM9200 SDRAM XC-01
    Text: Features • Incorporates the ARM920T ARM Thumb® Processor • • • • • • • • • • • • • • • • – 200 MIPS at 180 MHz, Memory Management Unit – 16-KByte Data Cache, 16-KByte Instruction Cache, Write Buffer – In-circuit Emulator including Debug Communication Channel


    Original     		PDF ARM920TTM 16-KByte 256-ball ARM920T 1768B A 434 RF Receiver TRANSMITTER PAIR AT45DB161B pam 8304 bcfk AUTOMATIC ROOM LIGHT CONTROLLER using ldr abstract AT91RM9200 SDRAM XC-01

    Untitled

    Abstract: No abstract text available
    Text: FLASH AUSTIN SEMICONDUCTOR, INC. AS8FLC1M32 Austin Semiconductor, Inc. FIGURE 1: PIN ASSIGNMENT Top View • • • • • • • OPTION Access Speed 70ns 90ns 100ns 120ns MARKING -70 -90 -100 -120 61 62 63 64 65 66 67 68 01 02 03 04 05 06 76 15 55 16


    Original     		PDF MIL-PRF-38534, I/O10 I/O11 I/012 I/O13 I/O14 I/O15 AS8FLC1M32 single120 HIP-66

    Untitled

    Abstract: No abstract text available
    Text: Features • Core • • • • • • – ARM926EJ-S ARM Thumb® Processor running at up to 400 MHz @ 1.0V +/- 10% – 16 Kbytes Data Cache, 16 Kbytes Instruction Cache, Memory Management Unit Memories – One 64-Kbyte internal ROM embedding bootstrap routine: Boot on NAND Flash,


    Original     		PDF ARM926EJ-Sâ 64-Kbyte 32-Kbyte 32-bit 24-bit 1032Aâ 27-Jul-11

    ARM7TDMI System Peripherals

    Abstract: program key lock ic 4013 154WA SAM7SE512 at91sam7sexx
    Text: Features • Incorporates the ARM7TDMI ARM® Thumb® Processor • • • • • • • • • • • – High-performance 32-bit RISC Architecture – High-density 16-bit Instruction Set – Leader in MIPS/Watt – EmbeddedICE In-circuit Emulation, Debug Communication Channel Support


    Original     		PDF 32-bit 16-bit SAM7SE512) SAM7SE256) SAM7SE32) 6222H 25-Jan-12 SAM7SE512/256/32 ARM7TDMI System Peripherals program key lock ic 4013 154WA SAM7SE512 at91sam7sexx

    ATMEL 910

    Abstract: atmel910 SMC911 hsb 772 p interface bluetooth with AVR ptz decoder AC97 AT32AP7000 AVR32 rf mems switch
    Text: Features • High Performance, Low Power AVR 32 32-Bit Microcontroller • • • • • • • • • • • • • • • • • • • – 210 DMIPS throughput at 150 MHz – 16 KB instruction cache and 16 KB data caches – Memory Management Unit enabling use of operating systems


    Original     		PDF 32-Bit 32KBytes 32003H AVR32 ATMEL 910 atmel910 SMC911 hsb 772 p interface bluetooth with AVR ptz decoder AC97 AT32AP7000 rf mems switch

    EM4450

    Abstract: EM4550 marking code D23
    Text: EM MICROELECTRONIC - MARIN SA EM4450 EM4550 1 KBit Read/Write Contactless Identification Device Description Features The EM4450/4550 is a CMOS integrated circuit intended for use in electronic Read/Write RF Transponders. The difference between EM4450 and EM4550 is that EM4550


    Original     		PDF EM4450 EM4550 EM4450/4550 EM4450 EM4550 mak550 marking code D23

    Untitled

    Abstract: No abstract text available
    Text: .,f,i . . ,.:.:,;ri, ,.:. , ,.:,+:. . . . .4., ? >.,“ .s, ,. .,. ., c .,. , ,. $ ., ,. . ., s ., .,., ! .,.,.,. : .”,>. . . . . . . . . ,., , . . . . . . . . ., ., , .,., , . . . . Order this document Freescale Semiconductor, Inc.


    Original     		PDF BR5091D MC68882 MC68882 MK145BP,

    6242E

    Abstract: 4583 dual schmitt trigger 6242b la 4508 ic pin diagram R1100D121C AT91Bootstrap CS 5609 ARM926EJ-S ISO7816 5609 dec
    Text: Features • Incorporates the ARM926EJ-S ARM Thumb® Processor • • • • • • • • • • – DSP Instruction Extensions – ARM Jazelle® Technology for Java® Acceleration – 16 Kbyte Data Cache, 16 Kbyte Instruction Cache, Write Buffer


    Original     		PDF ARM926EJ-STM 16-bits 6242E 11-Sep09 4583 dual schmitt trigger 6242b la 4508 ic pin diagram R1100D121C AT91Bootstrap CS 5609 ARM926EJ-S ISO7816 5609 dec

    CD 2399 GP

    Abstract: 80387 DX Users Manual Programmers Reference
    Text: PRByBJOODOÂIfflr in t e i Intel486 DX MICROPROCESSOR 168-Pin Grid Array Package High Performance Design — RISC Integer Core with Frequent Instructions Executing in One Clock — 25 MHz, 33 MHz, and 50 MHz Clock — 80, 106, 160 Mbyte/sec Burst Bus — CHMOS IV and CHMOS V Process


    OCR Scan     		PDF Intel486â 168-Pin 32-Bit 32-Blt 4c00h CD 2399 GP 80387 DX Users Manual Programmers Reference

    Untitled

    Abstract: No abstract text available
    Text: in te i 386 DX MICROPROCESSOR HIGH PERFORMANCE 32-BIT CHMOS MICROPROCESSOR WITH INTEGRATED MEMORY MANAGEMENT Optimized for System Performance — Pipelined Instruction Execution — On-Chip Address Translation Caches — 20, 25 and 33 MHz Clock — 40, 50 and 66 Megabytes/Sec Bus


    OCR Scan     		PDF 32-BIT ICE-386

    hall marking code A04

    Abstract: INTELDX4 write-through YSS 928
    Text: INTEL486 PROCESSOR FAMILY • lntelDX4TM P ro c e s s o r — Up to 100-MHz Operation -Speed-M ultiplying Technology — 32-Bit Architecture — 16K-Byte On-Chip Cache — Integrated Floating-Point Unit — 3.3V Core Operation with 5V Tolerant I/O Buffers


    OCR Scan     		PDF INTEL486â 100-MHz 32-Bit 16K-Byte hall marking code A04 INTELDX4 write-through YSS 928

    T45 12H

    Abstract: memory decoding 80386dx 16 bit sl90 LIM EMS 4.0 N804CS
    Text: The FlexSet PC/AT 80386DX System & Memory Controller _ SL9352 PRELIMINARY FEATURES • 100% PC/AT Compatible. • Up to 20 MHz Performance. • ISA Bus Control Logic. • • • • • • Synchronous or Asynchronous System Control Operation.


    OCR Scan     		PDF 80386DX SL9352 SL9352 T45 12H memory decoding 80386dx 16 bit sl90 LIM EMS 4.0 N804CS

    TM248GBK32

    Abstract: TM124BBK32 TM248CBK32
    Text: TM124BBK32H, TM124BBK3211048576 BY 32-BIT TM248CBK32H, TM248CBK3212097152 BY 32-BIT DYNAMIC RAM MODULES S M M S 679-M A R C H 1997 • • Single 5-V Power Supply ±10% Tolerance • 72-Pin Single In-Line Memory Module (SIMM) fo r Use With Socket • Presence Detect


    OCR Scan     		PDF TM124BBK32H, TM124BBK3211048576 32-BIT TM248CBK32H, TM248CBK3212097152 32-BIT 679-M TM248CBK32H 72-Pin TM124BBK32H/I TM248GBK32 TM124BBK32 TM248CBK32

    FDS 4468

    Abstract: HBT 01 - 04G INTEL 486 sx sl pinout 240950 JVC 4580 fds 4418 TOT - 4301 INTEL DX4 241199 Intel DX4TM
    Text: intj, INTEL486 PROCESSOR FAMILY • Write-Back Enhanced lntelDX4™ Processor — Up to 100-MHz Operation — Speed-Multiplying Technology — 32-Bit Architecture — 16K-Byte On-Chip Write-Back Cache — Integrated Floating-Point Unit — 3.3V Core Operation with 5V Tolerant


    OCR Scan     		PDF INTEL486TM 100-MHz 32-Bit 16K-Byte 01b3324 FDS 4468 HBT 01 - 04G INTEL 486 sx sl pinout 240950 JVC 4580 fds 4418 TOT - 4301 INTEL DX4 241199 Intel DX4TM

    485TurboCache

    Abstract: 82485MA-33 2716 intel 82485MB
    Text: INTEL CORP UP/PRPHLS SbE ]> 4öHbl?S Ollllb^ 31fi in y 485TURBOCACHE MODULE 'TMb-2.3-14 Intel486 MICROPROCESSOR CACHE UPGRADE 82485MA (64k Module) 82485MB (128k Module) High Integration — Seven Square Inch Area — Includes Tag, Data, Parity, and Controller


    OCR Scan     		PDF 485TURBOCACHE Intel486TM 82485MA 82485MB Intel486 Intel48SKEN# 82485MA-33 2716 intel 82485MB

    intel i386 ex circuit diagram

    Abstract: intel 80368 Instruction set Architecture i386 ex board M82384 i386 dx ICE-386 271052 271062 i386 SL M8088
    Text: SñE J> • intei 462bl75 D I S H E D 17T ¡ITL1 INTEL CORP ÜP/PRPHLS ' T ' L t cv - n - y t - f MILITARY ¡386 HIGH PERFORMANCE 32-BIT MICROPROCESSOR WITH INTEGRATED MEMORY MANAGEMENT Flexible 32-Bit Microprocessor — 8, 16, 32-Bit Data Types — 8 General Purpose 32-Bit Registers


    OCR Scan     		PDF 462bl75 386TM 32-BIT M80286 M8086 387TM intel i386 ex circuit diagram intel 80368 Instruction set Architecture i386 ex board M82384 i386 dx ICE-386 271052 271062 i386 SL M8088