1010 817 D21 B
Abstract: M68MEVB1632 A-18 D-20 ICD16 SPWM 555 DSA0039272 D44 connector 922 motorola stepper drive D28
Text: INDEX –A– data word 4-26 I/O block diagram 4-25 interface 4-24 peripheral interface protocol SPI 4-25 sources 4-20 debugging mode freeze assertion diagram A-18 serial communication diagram A-18 timing A-18 Base ID mask bits D-90 Basic operand size 5-24
|
Original
|
PDF
|
MC68336/376
Index-17
Index-18
1010 817 D21 B
M68MEVB1632
A-18
D-20
ICD16
SPWM 555
DSA0039272
D44 connector
922 motorola
stepper drive D28
|
D73 -Y
Abstract: M68MEVB1632 IC 555 timer motor control 1010 817 D21 B transmitter module spwm tx - 4 A-18 D-20 555 stepper pulse generator d11 1117 d92 02
Text: Freescale Semiconductor, Inc. INDEX Freescale Semiconductor, Inc. –A– data word 4-26 I/O block diagram 4-25 interface 4-24 peripheral interface protocol SPI 4-25 sources 4-20 debugging mode freeze assertion diagram A-18 serial communication diagram A-18
|
Original
|
PDF
|
MC68336/376
Index-17
Index-18
D73 -Y
M68MEVB1632
IC 555 timer motor control
1010 817 D21 B
transmitter module spwm tx - 4
A-18
D-20
555 stepper pulse generator
d11 1117
d92 02
|
BCD 548 BC 558
Abstract: CSBARBT M68MEVB1632 MC68010 D-18 D-19 D-42 MC68332 DSA0039268 BERG CONNECTOR male
Text: INDEX –A– BGND instruction 4-21 BH D-42 Binary -coded decimal BCD 4-4 BITS D-33 encoding field 6-20 Bits per transfer enable (BITSE) D-38 field (BITS) D-33 BITSE 6-22, D-38 Bit-time 6-27 BKPT 4-20, 5-39, 5-49, 5-58 external signal 4-21 BKPT (TPU asserted) D-42
|
Original
|
PDF
|
MC68332
Index-11
Index-12
BCD 548 BC 558
CSBARBT
M68MEVB1632
MC68010
D-18
D-19
D-42
MC68332
DSA0039268
BERG CONNECTOR male
|
Untitled
Abstract: No abstract text available
Text: PcRam Description TS32MLE72V6XN Dimensions The TS32MLE72V6XN is a 32M bit x 72 Dynamic RAM Side high density memory module. The TS32MLE72V6XN A 133.35±0.400 5.250±0.0160 consists of 36pcs CMOS 16Mx4 bit DRAMs and one B 65.67000 2.585000 C 23.49000 0.925000
|
Original
|
PDF
|
TS32MLE72V6XN
TS32MLE72V6XN
36pcs
16Mx4
168-pin
16Mx4
|
DSDI BBC
Abstract: 1 to 3 phase conversion 1 to 3 phase converter BBC DSDI 35 motorola application note an-1 soft start motor control diagram MPC555 QADC64 D-10 D-12
Text: Paragraph Number TABLE OF CONTENTS Page Number PREFACE Section 1 OVERVIEW 1.1 Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-1 1.2 MPC555 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-2
|
Original
|
PDF
|
MPC555
MPC555
DSDI BBC
1 to 3 phase conversion
1 to 3 phase converter
BBC DSDI 35
motorola application note an-1
soft start motor control diagram
QADC64
D-10
D-12
|
Untitled
Abstract: No abstract text available
Text: Utopia 1 Application Note AN-299 Utopia 1 Slave to Utopia 2 Slave Conversion Device Specification By Tai Tran Notes Revision History April 18, 2001: Initial publication. Overview This document outlines the glue logic to allow the RC32355 Utopia 1 master interface to communicate
|
Original
|
PDF
|
AN-299
RC32355
25MHz.
7000AE
25MHz)
|
APIC D06
Abstract: APIC S03 active aa33 11 ak 30 a4 N G33 ON B34 AK32 AM32 AM34 AN33
Text: Embedded Pentium Processor 1.0 Embedded Pentium® Processor Packaging Information 1.1 Pentium® Processor Pinout Figure 1. Pentium® Processor SPGA Package Pinout Top Side View 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9
|
Original
|
PDF
|
|
LF2247
Abstract: LF2247JC15 LF2247QC25
Text: LF2247 LF2247 DEVICES INCORPORATED Image Filter with Coefficient RAM Image Filter with Coefficient RAM DEVICES INCORPORATED FEATURES DESCRIPTION ❑ 66 MHz Data Input and Computation Rate ❑ Four 11 x 10-bit Multipliers with Individual Data and Coefficient
|
Original
|
PDF
|
LF2247
10-bit
25-bit
11-bit
84-pin
100-pin
LF2247
LF2247JC15
LF2247QC25
|
LS Contactor
Abstract: LF2247 LF2247JC25 LF2247JC33 15VZ
Text: LF2247 LF2247 DEVICES INCORPORATED Image Filter with Coefficient RAM Image Filter with Coefficient RAM DEVICES INCORPORATED FEATURES DESCRIPTION ❑ 66 MHz Data Input and Computation Rate ❑ Four 11 x 10-bit Multipliers with Individual Data and Coefficient
|
Original
|
PDF
|
LF2247
10-bit
25-bit
11-bit
84-pin
100-pin
LF2247
LS Contactor
LF2247JC25
LF2247JC33
15VZ
|
processor cross reference
Abstract: APIC D18 ac03 d41 APIC D06 ak02 t04 68 3 pin controller diode u2 a05 t04 68 3 pin diode transistor T04 AN33
Text: Low-Power Embedded Pentium Processor with MMX Technology 11.0 Low-power Embedded Pentium® Processor with MMX™ Technology Packaging Information 11.1 Differences from Desktop Processors The following features have been eliminated in the low-power embedded Pentium processor with
|
Original
|
PDF
|
|
LF2247
Abstract: 2247H LF2247QC25 LF2247JC15
Text: LF2247 LF2247 DEVICES INCORPORATED Image Filter with Coefficient RAM Image Filter with Coefficient RAM DEVICES INCORPORATED FEATURES DESCRIPTION ❑ 66 MHz Data Input and Computation Rate ❑ Four 11 x 10-bit Multipliers with Individual Data and Coefficient
|
Original
|
PDF
|
LF2247
10-bit
25-bit
11-bit
84-pin
100-pin
LF2247
25-bit
2247H
LF2247QC25
LF2247JC15
|
Untitled
Abstract: No abstract text available
Text: LF2247 LF2247 DEVICES INCORPORATED Image Filter with Coefficient RAM Image Filter with Coefficient RAM DEVICES INCORPORATED FEATURES DESCRIPTION ❑ 66 MHz Data Input and Computation Rate ❑ Four 11 x 10-bit Multipliers with Individual Data and Coefficient
|
Original
|
PDF
|
LF2247
10-bit
25-bit
11-bit
84-pin
100-pin
LF2247
25-bit
|
apic - s03
Abstract: APIC D06 active aa33 APIC S03 AH36 T04 943 AK32 AM32 AM34 AN33
Text: Pentium Processor with MMX Technology 8.0 Pentium Processor® with MMX™ Technology Packaging Information 8.1 Pinout Figure 31. Pentium® Processor with MMX™ Technology PPGA Package Pinout - Top Side View 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 20 19
|
Original
|
PDF
|
|
Untitled
Abstract: No abstract text available
Text: PcRam Description TS2MLP726P Placement The TS2MLP726P is a 2M bit x 72 Dynamic RAM high density memory module. The TS2MLP726P consists of 9pcs CMOS 2Mx8 bit DRAMs and 2pcs 16bits driver mounted on a 168-pin printed circuit board. The TS2MLP726P is a Dual In-Line Memory Module and is
|
Original
|
PDF
|
TS2MLP726P
TS2MLP726P
16bits
168-pin
152-word
72-bit
|
|
MARKING 43 SOT23 6 pin
Abstract: PACDN044Y5R sc70 package dimensions D44 SOT23 D44 SOT23 6pin micro USB B 5pin
Text: PACDN042/43/44/45/46 Transient Voltage Suppressors / ESD Protectors Features Product Description • The PACDN042/43/44/45/46 family of transient voltage suppressor arrays provide a very high level of protection for sensitive electronic components which may be
|
Original
|
PDF
|
PACDN042/43/44/45/46
MARKING 43 SOT23 6 pin
PACDN044Y5R
sc70 package dimensions
D44 SOT23
D44 SOT23 6pin
micro USB B 5pin
|
Untitled
Abstract: No abstract text available
Text: PcRam Description TS32MLE72V6K Dimensions The TS32MLE72V6K is a 32M bit x 72 Dynamic RAM Side Millimeters Inches high density memory module. The TS32MLE72V6K A 133.35±0.40 5.250±0.016 consists of 36pcs CMOS 16Mx4 bit DRAMs and 2pcs B 65.67000 2.585000 of 16bits driver mounted on a 168-pin printed circuit
|
Original
|
PDF
|
TS32MLE72V6K
TS32MLE72V6K
36pcs
16Mx4
16bits
168-pin
432-word
72-bit
|
Untitled
Abstract: No abstract text available
Text: PcRam Description TS32MLE72V6Y Dimensions The TS32MLE72V6Y is a 32M bit x 72 Dynamic RAM Side Millimeters Inches high density memory module. The TS32MLE72V6Y A 133.35±0.40 5.250±0.016 consists of 36pcs CMOS 16Mx4 bit DRAMs and 2pcs B 65.67000 2.585000 of 16bits driver mounted on a 168-pin printed circuit
|
Original
|
PDF
|
TS32MLE72V6Y
TS32MLE72V6Y
36pcs
16Mx4
16bits
168-pin
432-word
72-bit
|
C410
Abstract: C110 C210 C310 LF2246 TMC2246 D190D LF2246GC33 C4100 DIODE D28 06 43
Text: LF2246 LF2246 DEVICES INCORPORATED 11 x 10-bit Image Filter 11 x 10-bit Image Filter DEVICES INCORPORATED FEATURES DESCRIPTION ❑ 66 MHz Data and Coefficient Input and Computation Rate ❑ Four 11 x 10-bit Multipliers with Individual Data and Coefficient
|
Original
|
PDF
|
LF2246
10-bit
25-bit
TMC2246
120-pin
LF2246
C410
C110
C210
C310
TMC2246
D190D
LF2246GC33
C4100
DIODE D28 06 43
|
LXT6282
Abstract: LDB6282 2X32 LXT380 R112 ADPLL TG29-1505NX ,ADPLL conn 2X5
Text: LDB6282 Evaluation Board for LXT6282 and LXT380 Developer Manual January 2001 As of January 15, 2001, this document replaces the Level One document LDB6282 Evaluation Board for LXT6282 and LXT380 User Guide. Order Number: 249306-001 Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual
|
Original
|
PDF
|
LDB6282
LXT6282
LXT380
LXT380
2X32
R112
ADPLL
TG29-1505NX
,ADPLL
conn 2X5
|
SCM586P256
Abstract: 82430FX tk 7107 Triton P54C
Text: SONY SCM586P256I SCM586P512I PRELIM INARY Cache SIMM for Intel 82430FX P54C Chip Set 256KB/512KB Pentium Cache SIMMs Description Pin Configuration top view The SCM586P256I and SCM586P512I are a family of self-contained secondary cache modules designed specifically for use with Intel’s Pentium microproces
|
OCR Scan
|
PDF
|
SCM586P256I
SCM586P512I
256KB/512KB
82430FX
SCM586P256I50
SCM586P512I50
SCM586P256I60
SCM586P512I60
SCM586P256I66
SCM586P512I66
SCM586P256
tk 7107
Triton P54C
|
d312 6 pin
Abstract: d633 D587 D409 D313 Pin diagram D393 d631 D329 d169 D586
Text: RCM1200U Transmissive type liquid crystal module This display is one of a family of LCDs that offer a unique high contrast, wide visual field that is designed for information or sign boards in public areas such as airports. • low power consumption • compact and light weight
|
OCR Scan
|
PDF
|
RCM1200U
RCM1200U
0G14352
d312 6 pin
d633
D587
D409
D313 Pin diagram
D393
d631
D329
d169
D586
|
Untitled
Abstract: No abstract text available
Text: SONY PRELIMINARY Ìc M 586P 5lÌ! Cache DIMM for Intel 82430FX P54C Chip Set 256KB/512KB Pentium Cache DIMMs Description The SCM586P256I and SCM586P512I are a family of Pin Configuration top view GND TI01 TI07 TI05 TJ03 NC VCC1 NC #CADV GND #COE #CWE5 #CWE7
|
OCR Scan
|
PDF
|
82430FX
256KB/512KB
SCM586P256I
SCM586P512I
82430FX
SCM586P
SCM586P256I50
50MHz
SCM586P512I50
|
Untitled
Abstract: No abstract text available
Text: High-Performance 256/512/1024 KByte SRAM Module : AS7M64Ï*256 AS7M64P5Ï2 AS7M64PI024 WÊ 256/512/1024 KByte Asynchronous SRAM Module I PIN ARRANGEMENT FEATURES 80-pin dual-readout DIMM - Same pinout for 256/512/1024KB - Burst-mode control signals - No motherboard jumpers required
|
OCR Scan
|
PDF
|
AS7M64Ã
AS7M64P5Ã
AS7M64PI024
80-pin
256/512/1024KB
64-bit
AS7M64P256:
AS7M64P512:
AS7M64P1024
AS7M64P1024-15)
|
Untitled
Abstract: No abstract text available
Text: LF2247, LF2247 DEVICES INCORPORATED FEATURES □ 66 M H z D ata In p u t and Com pu tation Rate □ Four 11 x 10-bit M u ltip liers w ith In d ivid u al Data and Coefficient Inputs and a 25-bit Accum ulator □ Four 32 x 11-bit Serially Loadable Coefficient Registers
|
OCR Scan
|
PDF
|
LF2247,
LF2247
10-bit
25-bit
11-bit
84-pin
100-pin
LF2247
|