40 pin J004
Abstract: J004 DM74LS193 DM74LS193M DM74LS193N M16A MS-001 N16E
Contextual Info: S eptem ber 1986 Revised February 1999 S E M ¡C O N D U C T O R TM DM74LS193 Synchronous 4-Bit Binary Counters with Dual Clock General Description the count and load inputs. T he clear, count, and load inputs are buffered to low er the drive requirem ents o f clock driv
|
OCR Scan
|
DM74LS193
DM74LS193
40 pin J004
J004
DM74LS193M
DM74LS193N
M16A
MS-001
N16E
|
PDF
|
74LS193N
Abstract: pin diagram of 74LS193N dm74ls193 pin diagram
Contextual Info: S eptem ber 1986 Revised February 1999 SE M CONDUCTOR TM DM74LS193 Synchronous 4-Bit Binary Counters with Dual Clock General Description the count and load inputs. The clear, count, and load inputs are buffered to low er the drive requirem ents o f clock d riv
|
OCR Scan
|
DM74LS193
74LS193
74LS193N
pin diagram of 74LS193N
dm74ls193 pin diagram
|
PDF
|
pin diagram of 74LS193N
Abstract: 74LS193N 74ls193 pin diagram ic 74LS193 pin diagram
Contextual Info: S eptem ber 1986 Revised February 1999 SEMICONDUCTOR TM DM74LS193 Synchronous 4-Bit Binary Counters with Dual Clock General Description the co un t and load inputs. The clear, count, and load inputs are buffered to low er the drive requirem ents o f clock d riv
|
OCR Scan
|
DM74LS193
74LS193
pin diagram of 74LS193N
74LS193N
74ls193 pin diagram
ic 74LS193 pin diagram
|
PDF
|
74LS193N
Abstract: pin diagram of 74LS193N
Contextual Info: S eptem ber 1986 Revised February 1999 SE M CONDUCTOR TM DM74LS193 Synchronous 4-Bit Binary Counters with Dual Clock General Description the count and load inputs. The clear, count, and load inputs are buffered to low er the drive requirem ents o f clock d riv
|
OCR Scan
|
DM74LS193
74LS193
74LS193N
pin diagram of 74LS193N
|
PDF
|
Contextual Info: June 1989 54LS193/DM54LS193/DM74LS193 Synchronous 4-Bit Up/Down Binary Counters with Dual Clock General Description This circuit is a synchronous up/down 4-bit binary counter. Synchronous operation is provided by having all flip-flops clocked simultaneously, so that the outputs change togeth
|
OCR Scan
|
54LS193/DM54LS193/DM74LS193
|
PDF
|
lz44
Abstract: 54LS193 54LS193DMQB 54LS193FMQB 54LS193LMQB DM54LS193J DM54LS193W DM74LS193M DM74LS193N E20A
Contextual Info: , June 1989 54LS193/DM54LS193/DM74LS193 Synchronous 4-Bit Up/Down Binary Counters with Dual Clock General Description This circuit is a synchronous up/down 4-bit binary counter. Synchronous operation is provided by having all flip-flops clocked simultaneously, so that the outputs change togeth
|
OCR Scan
|
54LS193/DM54LS193/DM74LS193
lz44
54LS193
54LS193DMQB
54LS193FMQB
54LS193LMQB
DM54LS193J
DM54LS193W
DM74LS193M
DM74LS193N
E20A
|
PDF
|
DM74367
Abstract: 54175 71ls97 DM74109 DM8160 om541 ci 8602 gn block diagram 5401 DM transistor 74L10 74S136
Contextual Info: N ational Semiconductor Section 1 - 54/74 SSI DEVICES Connection Diagram s • Electrical Tables Section 2 - 54/74 M SI DEVICES Section 3 - National Semiconductor PROPRIETARY DEVICES Section 4 - National Semiconductor ADDITIONAL D EV KES t o NATIONAL Manufactured under one or more of the fo llowing U.S. patents: 3083262, 3189758, 3231797 , 3303356, 3317671, 3323071, 3381071, 3408542, 3421025, 3426423, 3440498, 3518750, 3519897, 3557431, 3560765,
|
OCR Scan
|
|
PDF
|
dm8130
Abstract: 54175 DM74367 KS 2102 7486 ic truth table signetics 2502 ci 8602 gn block diagram ci 8602 gn 74s281 DM74LS76
Contextual Info: 19 7 6 N atio n al S e m ico n d u cto r C o rp . p 1 ? I m • ' % TTL Data Book D EV IC E MIL i 2502 2503 2504 5400 54H00 54L00 54LS00 5401 54H01 54L01 54LS01 5402 54L02 54LS02 5403 54L03 54LS03 5404 54H04 54L04 54LS04 5405 54H05 54L05 54LS05 5406 5407 5408
|
OCR Scan
|
54H00
54L00
54LS00
54H01
54L01
54LS01
54L02
54LS02
54L03
54LS03
dm8130
54175
DM74367
KS 2102
7486 ic truth table
signetics 2502
ci 8602 gn block diagram
ci 8602 gn
74s281
DM74LS76
|
PDF
|