Untitled
Abstract: No abstract text available
Text: 49 Virtex-6 CXT Family Data Sheet DS153 v1.0 July 8, 2009 Advance Product Specification General Description Virtex -6 CXT FPGAs provide designers needing power-optimized 3.75 Gb/s transceiver performance with an optimized ratio of built-in system-level blocks. These include 36 Kb block RAM/FIFOs, up to 15 Mb of block RAM, up to 768 DSP48E1
|
Original
|
PDF
|
DS153
DSP48E1
|
FFG1156
Abstract: HSLVDCI15 XC6VCX130 MGTRXP0 VIRTEX-6 UG362 UG-361 UG365 UG366 DSP48E1 SRL16
Text: 48 Virtex-6 CXT Family Data Sheet DS153 v1.1 February 5, 2010 Advance Product Specification General Description Virtex -6 CXT FPGAs provide designers needing power-optimized 3.75 Gb/s transceiver performance with an optimized ratio of built-in system-level blocks. These include 36 Kb block RAM/FIFOs, up to 15 Mb of block RAM, up to 768 DSP48E1
|
Original
|
PDF
|
DS153
DSP48E1
FFG1156
HSLVDCI15
XC6VCX130
MGTRXP0
VIRTEX-6 UG362
UG-361
UG365
UG366
DSP48E1
SRL16
|
UG-361
Abstract: 1000BASE-X DSP48E1 SRL16 VIRTEX-6 UG362 ds152 VIRTEX-6 UG360 lvdci18 Virtex 6 CXT FF484
Text: 52 Virtex-6 CXT Family Data Sheet DS153 v1.6 February 11, 2011 Product Specification General Description Virtex -6 CXT FPGAs provide designers needing power-optimized 3.75 Gb/s transceiver performance with an optimized ratio of built-in system-level blocks. These include 36 Kb block RAM/FIFOs, up to 15 Mb of block RAM, up to 768 DSP48E1
|
Original
|
PDF
|
DS153
DSP48E1
UG-361
1000BASE-X
DSP48E1
SRL16
VIRTEX-6 UG362
ds152
VIRTEX-6 UG360
lvdci18
Virtex 6 CXT
FF484
|
DSP48E1
Abstract: 32 bit adder FPGA implementation of IIR Filter 7 Series DSP48E1 Slice FPGA Virtex 6 Ethernet ug369 DSP48 DSP48E xnor logic UG193
Text: Virtex-6 FPGA DSP48E1 Slice User Guide [optional] UG369 v1.0 June 24, 2009 [optional] Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the
|
Original
|
PDF
|
DSP48E1
UG369
32 bit adder
FPGA implementation of IIR Filter
7 Series DSP48E1 Slice
FPGA Virtex 6 Ethernet
ug369
DSP48
DSP48E
xnor logic
UG193
|
DSP48E1
Abstract: UG369 7 Series DSP48E1 Slice IIR dsp48e DSP48 xilinx FPGA IIR Filter xilinx FPGA implementation of IIR Filter FPGA implementation of IIR Filter FPGA Virtex 6 XC6VLX240T
Text: Virtex-6 FPGA DSP48E1 Slice User Guide [optional] UG369 v1.2 September 16, 2009 [optional] Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the
|
Original
|
PDF
|
DSP48E1
UG369
UG369
7 Series DSP48E1 Slice
IIR dsp48e
DSP48
xilinx FPGA IIR Filter
xilinx FPGA implementation of IIR Filter
FPGA implementation of IIR Filter
FPGA Virtex 6
XC6VLX240T
|
gtx 093
Abstract: VIRTEX-6 ff1156 CX240T FFG1156 FF484 FF784
Text: 52 Virtex-6 CXT Family Data Sheet DS153 v1.4 July 28, 2010 Advance Product Specification General Description Virtex -6 CXT FPGAs provide designers needing power-optimized 3.75 Gb/s transceiver performance with an optimized ratio of built-in system-level blocks. These include 36 Kb block RAM/FIFOs, up to 15 Mb of block RAM, up to 768 DSP48E1
|
Original
|
PDF
|
DS153
DSP48E1
gtx 093
VIRTEX-6
ff1156
CX240T
FFG1156
FF484
FF784
|
UG365
Abstract: UG-361 XC6VLX240T UG365 XC6VLX240T-1FFG1156 DSP48E1 VIRTEX-6 UG362 write operation using ram in fpga xc6vlx240t VIRTEX-6 UG373 frequency detection using FPGA
Text: → 11 Virtex-6 Family Overview DS150 v2.4 January 19, 2012 Product Specification General Description The Virtex -6 family provides the newest, most advanced features in the FPGA market. Virtex-6 FPGAs are the programmable silicon foundation for Targeted Design Platforms that deliver integrated software and hardware components to enable designers to focus on
|
Original
|
PDF
|
DS150
DSP48E1
UG369)
UG368)
XC6VLX760.
UG370)
UG373)
UG365
UG-361
XC6VLX240T UG365
XC6VLX240T-1FFG1156
VIRTEX-6 UG362
write operation using ram in fpga
xc6vlx240t
VIRTEX-6 UG373
frequency detection using FPGA
|
DSP48E1
Abstract: FPGA Virtex 6 LXT virtex 6 XC6VSX475T XC6VLX240T-1FFG1156 "Binary Multipliers" UG-361 virtex+6 UG366 1000BASE-X DS150
Text: 11 Virtex-6 Family Overview DS150 v2.1 November 6, 2009 Advance Product Specification General Description The Virtex -6 family provides the newest, most advanced features in the FPGA market. Virtex-6 FPGAs are the programmable silicon foundation for Targeted Design Platforms that deliver integrated software and hardware components to enable designers to focus on
|
Original
|
PDF
|
DS150
UG364)
UG366)
XC6VLX760.
UG371)
XC6VHX250T
XC6VHX380T
FF1154
DSP48E1
UG369)
FPGA Virtex 6 LXT
virtex 6 XC6VSX475T
XC6VLX240T-1FFG1156
"Binary Multipliers"
UG-361
virtex+6
UG366
1000BASE-X
DS150
|
Untitled
Abstract: No abstract text available
Text: Artix-7 FPGAs Data Sheet: DC and Switching Characteristics DS181 v1.6 April 17, 2013 Product Specification Introduction Artix -7 FPGAs are available in -3, -2, -1, and -2L speed grades, with -3 having the highest performance. The -2L devices can operate at either of two VCCINT voltages, 0.9V
|
Original
|
PDF
|
DS181
|
Untitled
Abstract: No abstract text available
Text: Virtex-7 T and XT FPGAs Data Sheet: DC and AC Switching Characteristics DS183 v1.18 November 26, 2013 Product Specification Introduction Virtex -7 T and XT FPGAs are available in -3, -2, -1, and -2L speed grades, with -3 having the highest performance.
|
Original
|
PDF
|
DS183
|
XAPP1014
Abstract: smpte 424m to smpte 274m 3G-SDI serializer XAPP224 DATA RECOVERY 425M SMPTE-305M PCIe BT.656 ML571 vhdl code for multiplexing Tables in dvb-t SONY service manual circuits
Text: Audio/Video Connectivity Solutions for Virtex-5 FPGAs Reference Designs for the Broadcast Industry: Volume 2 XAPP1014 v1.2 November 9, 2009 Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development
|
Original
|
PDF
|
XAPP1014
XAPP1014
smpte 424m to smpte 274m
3G-SDI serializer
XAPP224 DATA RECOVERY
425M
SMPTE-305M
PCIe BT.656
ML571
vhdl code for multiplexing Tables in dvb-t
SONY service manual circuits
|
6SLX25-2
Abstract: 3s1000-5 SPARTAN-6 image processing 3S100 DSP48A DSP48E 6SLX25 "motion jpeg" dcm verilog code
Text: Baseline ISO/IEC 10918-1 JPEG Compliance Programmable Huffman Tables two DC, two AC and JPEG-D Programmable quantization tables (four) Baseline JPEG Decoder Core Up to four color components (optionally extendable to 255 components) Supports all possible scan configurations and all JPEG formats
|
Original
|
PDF
|
1920x1152,
6SLX25-2
3s1000-5
SPARTAN-6 image processing
3S100
DSP48A
DSP48E
6SLX25
"motion jpeg"
dcm verilog code
|
RAM32M
Abstract: RAM64X1D SRLC32E RAM128X1D RAM256X1S SRL32 RAM64M ROM64x1 XC6VLX75T ROM256x1
Text: Virtex-6 FPGA Configurable Logic Block User Guide Virtex-6 FPGA CLB [optional] UG364 v1.1 September 16, 2009 [optional] Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development
|
Original
|
PDF
|
UG364
RAM32M
RAM64X1D
SRLC32E
RAM128X1D
RAM256X1S
SRL32
RAM64M
ROM64x1
XC6VLX75T
ROM256x1
|
DSP48
Abstract: DSP48A DSP48E DSP48E1 PPC405 PPC440 UG112 iodelay UG440 LX240T
Text: XPower Estimator User Guide [Guide Subtitle] [optional] UG440 v4.0 May 3, 2010 [optional] Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the
|
Original
|
PDF
|
UG440
DSP48
DSP48A
DSP48E
DSP48E1
PPC405
PPC440
UG112
iodelay
UG440
LX240T
|
|
UG366
Abstract: XC6VLX75T-FF784 aurora GTX XC6VLX240T-FF1759 verilog code of prbs pattern generator XC6VLX130T-FF784 XC6VSX475T-FF XC6VLX240T-FF784 XC6VLX130T FF1156
Text: Virtex-6 FPGA GTX Transceivers User Guide UG366 v2.2 February 23, 2010 Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the
|
Original
|
PDF
|
UG366
UG366
XC6VLX75T-FF784
aurora GTX
XC6VLX240T-FF1759
verilog code of prbs pattern generator
XC6VLX130T-FF784
XC6VSX475T-FF
XC6VLX240T-FF784
XC6VLX130T
FF1156
|
Tianma TM162VBA6
Abstract: TM162VBA6 88E1111 Marvell PHY 88E1111 alaska hard disk SATA pcb schematic ML507 JS28F256P30T95 tianma lcd graphic display HFJ11-1G01E AD1981 Codec
Text: ML505/ML506/ML507 ML505/ML506/M L507 Evaluation Evaluation Platform Platform User Guide [optional] UG347 v3.1 November 10, 2008 [optional] R R Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development
|
Original
|
PDF
|
ML505/ML506/ML507
ML505/ML506/M
UG347
UG203,
UG112,
UG195,
ML505/ML506/ML507
UG029,
UG213,
Tianma TM162VBA6
TM162VBA6
88E1111
Marvell PHY 88E1111 alaska
hard disk SATA pcb schematic
ML507
JS28F256P30T95
tianma lcd graphic display
HFJ11-1G01E
AD1981 Codec
|
XC5VLX50T-1FFG665C
Abstract: ff1156 VIRTEX-5 DDR2 controller FFG1156 VIRTEX-5 DDR PHY Virtex-5 Ethernet development Virtex-5 LXT Ethernet DSP48E SRL16 XC5VLX220
Text: R DS100 v5.0 February 6, 2009 Virtex-5 Family Overview Product Specification General Description The Virtex -5 family provides the newest most powerful features in the FPGA market. Using the second generation ASMBL (Advanced Silicon Modular Block) column-based architecture, the Virtex-5 family contains five distinct platforms (sub-families), the most choice
|
Original
|
PDF
|
DS100
36-Kbit
UG197)
UG200)
UG194)
XC5VLX50T-1FFG665C
ff1156
VIRTEX-5 DDR2 controller
FFG1156
VIRTEX-5 DDR PHY
Virtex-5 Ethernet development
Virtex-5 LXT Ethernet
DSP48E
SRL16
XC5VLX220
|
UG366
Abstract: LX760
Text: Virtex-6 FPGA Data Sheet: DC and Switching Characteristics DS152 v3.5 May 17, 2013 Product Specification Virtex-6 FPGA Electrical Characteristics Virtex -6 FPGAs are available in -3, -2, -1, and -1L speed grades, with -3 having the highest performance. Virtex-6 FPGA
|
Original
|
PDF
|
DS152
UG366
LX760
|
CEI11
Abstract: PRBS11 UG371 XC6VHX255T-FF1155 FPGA Virtex 6 Ethernet h8440 PRBS31 DSP48E1 FF1155 FF1923
Text: Virtex-6 FPGA GTH Transceivers User Guide UG371 v2.0 February 16, 2010 Xilinx is disclosing this user guide, manual, release note, and/or specification (the “Documentation”) to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or
|
Original
|
PDF
|
UG371
CEI11
PRBS11
UG371
XC6VHX255T-FF1155
FPGA Virtex 6 Ethernet
h8440
PRBS31
DSP48E1
FF1155
FF1923
|
virtex 5 fpga based image processing
Abstract: DSP48A DSP48A1 DSP48E DSP48E1 Xilinx ISE Design Suite XICSI
Text: LogiCORE IP Image Characterization v1.1 DS727 September 21, 2010 Product Specification Introduction LogiCORE IP Facts Table The Xilinx Image Characterization LogiCORE IP calculates important statistical data for video input streams. The Image Characterization LogiCORE is an
|
Original
|
PDF
|
DS727
1080p
virtex 5 fpga based image processing
DSP48A
DSP48A1
DSP48E
DSP48E1
Xilinx ISE Design Suite
XICSI
|
XQ7A200T
Abstract: No abstract text available
Text: 12 Defense-Grade 7 Series FPGAs Overview DS185 v1.0 May 10, 2013 Advance Product Specification General Description Xilinx Defense-grade 7 series FPGAs comprise three FPGA families that address the complete range of system requirements, ranging from low cost,
|
Original
|
PDF
|
DS185
XQ7A200T
|
UG480
Abstract: No abstract text available
Text: Artix-7 FPGAs Data Sheet: DC and Switching Characteristics Product Specification DS181 v1.6 April 17, 2013 Introduction Artix -7 FPGAs are available in -3, -2, -1, and -2L speed grades, with -3 having the highest performance. The -2L devices can operate at either of two VCCINT voltages, 0.9V
|
Original
|
PDF
|
DS181
UG480
|
binary multiplier Vhdl code
Abstract: 4 bit binary multiplier Vhdl code MULT18X18SIO XC5VLX30-FF676 binary multiplier Verilog code DSP48E 8 bit unsigned multiplier using vhdl code DSP48 vhdl code for 18x18 SIGNED MULTIPLIER types of multipliers
Text: Multiplier v10.0 DS255 April 2, 2007 Product Specification Introduction LogiCORE Facts The LogiCORE Multiplier core can be configured in either of the following architectures: • Parallel: The multiplier accepts inputs on buses A and B and generates the product of these two
|
Original
|
PDF
|
DS255
MULT18X18)
DSP48/DSP48E/DSP48A)
binary multiplier Vhdl code
4 bit binary multiplier Vhdl code
MULT18X18SIO
XC5VLX30-FF676
binary multiplier Verilog code
DSP48E
8 bit unsigned multiplier using vhdl code
DSP48
vhdl code for 18x18 SIGNED MULTIPLIER
types of multipliers
|
XQR5VFX130-CF1752
Abstract: XQR5VFX
Text: Radiation-Hardened, Space-Grade Virtex-5QV FPGA Data Sheet: DC and Switching Characteristics DS692 v1.2 July 24, 2013 Product Specification Virtex-5QV FPGA Electrical Characteristics Radiation-hardened Virtex -5QV FPGAs are available in the -1 speed grade only. Virtex-5QV FPGA DC and AC
|
Original
|
PDF
|
DS692
DS192,
UG520,
UG190,
UG191,
XQR5VFX130-CF1752
XQR5VFX
|