GAL18V10B-7LP Search Results
GAL18V10B-7LP Datasheets (3)
Part | ECAD Model | Manufacturer | Description | Curated | Datasheet Type | PDF Size | Page count | |
---|---|---|---|---|---|---|---|---|
GAL18V10B-7LP |
![]() |
SPLD, GAL18V10 Family, EECMOS Process, 10 Macro Cells, 10 Reg., 10 User I/Os, 5V Supply Voltage, 7.5 Speed Grade, 20-DIP | Original | 245.3KB | 16 | |||
GAL18V10B-7LP |
![]() |
High Performance E2CMOS PLD Generic Array Logic | Original | 268.24KB | 16 | |||
GAL18V10B-7LP |
![]() |
High Performance E 2 CMOS PLD Generic Array Logic | Original | 267.86KB | 16 |