Untitled
Abstract: No abstract text available
Text: JEDEC JESD204A data converter interface Technical analysis Rev. 2.1 — 14 October 2011 White paper Document information Info Content Keywords JEDEC JESD204A, High-speed data converters Abstract This report describes the technical details of JEDEC JESD204A interface
|
Original
|
JESD204A
JESD204A,
|
PDF
|
AS4C32M16D2
Abstract: No abstract text available
Text: AS4C32M16D2 512M 32M x 16 bit DDRII Synchronous DRAM (SDRAM) Confidential Advanced (Rev. 1.1, Feb. /2013) Features Overview • JEDEC Standard Compliant JEDEC standard 1.8V I/O (SSTL_18-compatible) Power supplies: VDD & VDDQ = +1.8V 0.1V Supports JEDEC clock jitter specification
|
Original
|
AS4C32M16D2
18-compatible)
lat19
AS4C32M16D2
|
PDF
|
Untitled
Abstract: No abstract text available
Text: AS4C32M16D2 512M 32M x 16 bit DDRII Synchronous DRAM (SDRAM) Confidential Advanced (Rev. 1.1, Feb. /2013) Features Overview • JEDEC Standard Compliant JEDEC standard 1.8V I/O (SSTL_18-compatible) Power supplies: VDD & VDDQ = +1.8V 0.1V Supports JEDEC clock jitter specification
|
Original
|
AS4C32M16D2
18-compatible)
lat19
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SO-DIMM Socket for Memory Expansion DMM3-144 Series OUTLINE DMM3 series is a connector of standrd SMT type which fits in with "SO DIMM" of the JEDEC standard. Notebook computers, palmtop computers and handheld devices. Conforming Standard JEDEC FEATURE ◆ Applicable to 144-position SO-DIMM module board per JEDEC standard.
|
Original
|
DMM3-144
144-position
AC100Vï
|
PDF
|
Untitled
Abstract: No abstract text available
Text: DIMM 100 Pin Socket DIMM-100 Series OUTLINE DMM series is DIMM socket which is conforming to JEDEC. It is applied to memory modules for laser printer, facsimile and other peripherals. Conforming S ta n d a r d FEATURES JEDEC ● Applicable memory modules are 100pins of 1.27mm pitch which conforms to JEDEC.
|
Original
|
DIMM-100
100pins
AC250Vï
500VAC
|
PDF
|
1E70
Abstract: TOP MARK B11 jedec package MO-229 UDFN
Text: CAT6095 Digital Output Temperature Sensor FEATURES DESCRIPTION The CAT6095 is a JEDEC JC42.4 compliant Temperature Sensor designed for general purpose temperature measurements requiring a digital output. JEDEC JC42.4 Compliant Temperature Sensor
|
Original
|
CAT6095
CAT6095
MD-1124
1E70
TOP MARK B11
jedec package MO-229 UDFN
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 853–1460A 05361 0.002 0.05 TYP. PIN #1 1.8 ± 0.1 (0.071 ± 0.004) 15.2 ± 0.3 (0.598 ± 0.012) * THIS IS NOT A JEDEC OUTLINE. FOR JEDEC SO 24 OUTLINE, SEE DRAWING 853-0173. (0.016 ± 0.004) 0.4 ± 0.1 (0.050 ± 0.0008) 0.15 7.8 ± 0.3 (0.307± 0.012)
|
Original
|
24-PIN
|
PDF
|
MO-205
Abstract: TAPE AND REEL BGA 54-BALL
Text: Revised May 2001 BGA Tape and Reel Specifications Tape and Reel Quantities Package Code GX Package Description Package Drawing Number Tape and Reel Container Quantity 54-Ball Fine-Pitch Ball Grid Array FBGA , JEDEC MO-205, 5.5mm Wide BGA54A 2500 96-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide
|
Original
|
BGA54A
96-Ball
MO-205,
BGA96A
114-Ball
54-Ball
BGA114A
MO-205
TAPE AND REEL BGA
|
PDF
|
EM68B16CWQC
Abstract: EM68B16C EM68B16CWQC-25H 6-10PER EM68B16 DDR2-667 DDR2-800 EM68B16CW
Text: EtronTech EM68B16CWQC 32M x 16 bit DDRII Synchronous DRAM SDRAM Etron Confidential Advanced (Rev 1.4 Aug. / 2010) Features Overview • JEDEC Standard Compliant • JEDEC standard 1.8V I/O (SSTL_18-compatible) • Power supplies: VDD & VDDQ = +1.8V ± 0.1V
|
Original
|
EM68B16CWQC
18-compatible)
333/400MHz
84-Ball
EM68B16CWQC
EM68B16C
EM68B16CWQC-25H
6-10PER
EM68B16
DDR2-667
DDR2-800
EM68B16CW
|
PDF
|
EM68B16CWPA
Abstract: EM68B16CWPA-25H EM68B16C Etron DDR2-667 DDR2-800 2TWR EM68B16CWPA25H
Text: EtronTech EM68B16CWPA 32M x 16 bit DDRII Synchronous DRAM SDRAM Etron Confidential Preliminary (Rev 1.5 Feb. / 2010) Features Overview • JEDEC Standard Compliant • JEDEC standard 1.8V I/O (SSTL_18-compatible) • Power supplies: VDD & VDDQ = +1.8V ± 0.1V
|
Original
|
EM68B16CWPA
18-compatible)
333/400MHz
84-Ball
EM68B16CWPA
EM68B16CWPA-25H
EM68B16C
Etron
DDR2-667
DDR2-800
2TWR
EM68B16CWPA25H
|
PDF
|
K4W1G1646D-EC15
Abstract: K4W1G1646D-EJ11 K4W1G1646D-EC gDDR3-1800 DDR3 DIMM 240 pinout GDDR3 SDRAM 256Mb JESD51-2 VIH150 SAMSUNG GDDR3 K4W1G1646D
Text: 1Gb gDDR3 SDRAM K4W1G1646D 1Gb gDDR3 SGRAM D-die 100 FBGA with Lead-Free & Halogen-Free RoHS Compliant CAUTION : * This document includes some items still under discussion in JEDEC. * Therefore, those may be changed without pre-notice based on JEDEC progress.
|
Original
|
K4W1G1646D
K4W1G1646D-EC15
K4W1G1646D-EJ11
K4W1G1646D-EC
gDDR3-1800
DDR3 DIMM 240 pinout
GDDR3 SDRAM 256Mb
JESD51-2
VIH150
SAMSUNG GDDR3
K4W1G1646D
|
PDF
|
EM68A16CWQB-25H
Abstract: EM68A16CWQB 2TWR EM68A Etron em68a16
Text: EtronTech EM68A16CWQB 16M x 16 bit DDRII Synchronous DRAM SDRAM Etron Confidential Advanced (Rev 1.1 July / 2010) Features Overview • JEDEC Standard Compliant • JEDEC standard 1.8V I/O (SSTL_18-compatible) • Power supplies: VDD & VDDQ = +1.8V ± 0.1V
|
Original
|
EM68A16CWQB
18-compatible)
333/400MHz
84-Ball
EM68A16CWQB-25H
EM68A16CWQB
2TWR
EM68A
Etron
em68a16
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 853–1021B 06628 0.05 0.002 D –D– 12.5 ± 0.3 (0.492 ± 0.012) * THIS IS NOT A JEDEC OUTLINE. FOR JEDEC SO 20 OUTLINE, SEE DRAWING 853–0172. 0.4 ± 0.1 (0.016 ± 0.004) 1.27 (0.050) 10 11 1.8 ± 0.1 (0.071 ± 0.004) 7.8 ± 0.3 (0.307 ± 0.008) 0.2 ± 0.05
|
Original
|
1021B
1021B
20-PIN
|
PDF
|
K4W1G1646E
Abstract: samsung K4W1G1646E-HC11
Text: 1Gb gDDR3 SDRAM K4W1G1646E 1Gb gDDR3 SDRAM E-die 96 FBGA with Lead-Free & Halogen-Free RoHS Compliant CAUTION : * This document includes some items still under discussion in JEDEC. * Therefore, those may be changed without pre-notice based on JEDEC progress.
|
Original
|
K4W1G1646E
K4W1G1646E
samsung K4W1G1646E-HC11
|
PDF
|
|
|
AS4C64M16D2
Abstract: No abstract text available
Text: AS4C64M16D2 1Gb 64M x 16 bit DDRII Synchronous DRAM (SDRAM) Alliance Memory Confidential Advanced (Rev. 1.0 April 2012) Features Overview • JEDEC Standard Compliant • JEDEC standard 1.8V I/O (SSTL_18-compatible) • Power supplies: VDD & VDDQ = +1.8V ± 0.1V
|
Original
|
AS4C64M16D2
18-compatible)
400MHz
AS4C64M16D2
16bit
|
PDF
|
JEDEC SPD No.21
Abstract: JEDEC MO 224 MO-224 dimm ddr 400 x16 configuration sdram pcb gerber PC2100 PC2700 SDA Physical Layer Specification Version 2.00 gerber so-dimm 200
Text: JEDEC Standard No. 21–C Page 4.20.6–1 4.20.6 – 200 Pin, PC2700 DDR SDRAM Unbuffered SO–DIMM REFERENCE DESIGN SPECIFICATION PC2700 DDR SDRAM Unbuffered SO-DIMM Reference Design Specification Revision 1.0 Release 11 Revision 1.0 JEDEC Standard No. 21–C
|
Original
|
PC2700
MO-224
JEDEC SPD No.21
JEDEC MO 224
dimm ddr 400 x16 configuration
sdram pcb gerber
PC2100
SDA Physical Layer Specification Version 2.00
gerber so-dimm 200
|
PDF
|
AS4C128M8D2
Abstract: No abstract text available
Text: AS4C128M8D2 128M x 8 bit DDRII Synchronous DRAM SDRAM Confidential Advanced (Rev. 1.0, Jun. /2013) Features Overview • JEDEC Standard Compliant JEDEC standard 1.8V I/O (SSTL_18-compatible) Power supplies: VDD & VDDQ = +1.8V 0.1V Operating temperature range
|
Original
|
AS4C128M8D2
18-compatible)
AS4C128M8D2
|
PDF
|
EE1004
Abstract: No abstract text available
Text: M34E04 4-Kbit Serial Presence Detect SPD EEPROM compatible with JEDEC EE1004 Datasheet - production data Features • 512-byte Serial Presence Detect EEPROM compatible with JEDEC EE1004 specification • Compatible with SMBus serial interface: – up to 1 MHz transfer rate
|
Original
|
M34E04
EE1004
512-byte
EE1004
128-byte
DocID023348
|
PDF
|
SMBJ5913B
Abstract: 1N5913B 1N5913BUR-1 1N5956B 1N5956BUR-1 DO-213AB MIL-PRF19500 MLL5913B MLL5956B DO-213AB footprint
Text: 1N5913BUR-1 thru 1N5956BUR-1 or MLL5913B thru MLL5956B LEADLESS GLASS ZENER DIODES SCOTTSDALE DIVISION APPEARANCE This surface mountable 1.5 W Zener diode series in the JEDEC DO-213AB package is similar in electrical features to the JEDEC registered 1N5913B
|
Original
|
1N5913BUR-1
1N5956BUR-1
MLL5913B
MLL5956B)
DO-213AB
1N5913B
1N5956B
MIL-PRF-19500
1N5913BUR-1-1N5956BUR-1
SMBJ5913B
1N5913B
1N5956BUR-1
DO-213AB
MIL-PRF19500
MLL5956B
DO-213AB footprint
|
PDF
|
JEDEC Jc-11 free
Abstract: Pub-95 TRANSISTOR Outlines JC11 JEP95 JEDEC diode Outlines IEC47D BGA OUTLINE DRAWING JEDEC bga case outline diode outlines
Text: JEDEC Publication 95 Microelectronic Package Standard Application Report 1999 Printed in U.S.A. 0199 SZZA006 JEDEC Publication 95 Microelectronic Package Standard SZZA006 January 1999 1 IMPORTANT NOTICE Texas Instruments and its subsidiaries TI reserve the right to make changes to their products
|
Original
|
SZZA006
5M-1994,
JEDEC Jc-11 free
Pub-95
TRANSISTOR Outlines
JC11
JEP95
JEDEC diode Outlines
IEC47D
BGA OUTLINE DRAWING
JEDEC bga case outline
diode outlines
|
PDF
|
Untitled
Abstract: No abstract text available
Text: OM1905STM OM1912STM OM1915STM QM1905NTM OM1912NTM OM1915NTM ISOLATED HERMETIC FIXED VOLTAGE NEGATIVE REGULATORS APPROVED TO DESC DRAWINGS Three Terminal, Fixed Voltage, 1.5 Amp Precision Negative Regulators In Hermetic JEDEC TO-257AA Package FEATURES Isolated Hermetic Package, JEDEC TO-257AA Outline
|
OCR Scan
|
OM1905STM
OM1912STM
OM1915STM
QM1905NTM
OM1912NTM
OM1915NTM
O-257AA
T0-220
|
PDF
|
Untitled
Abstract: No abstract text available
Text: PACKAGE soie DIAGRAM OUTLINES PACKAGE DIAGRAM OUTLINES SOIC C o n t i n u e d REVISIONS DWG § NOM N MAX T E S 0 18- -1 DWG § JEDEC VARIATION □ AA MIN DWG § S016- JEDEC VARIATION □ AB MIN NOM MAX S020- 2 JEDEC VARIATION T E NOM MAX T E S024- 2 NOM
|
OCR Scan
|
S016N
M0-059,
-330T
|
PDF
|
soic 16 Jedec package outline
Abstract: ad 406 MS-013 jedec Package do S0242 2764-3
Text: PACKAGE soie DIAGRAM O U T L IN E S PACKAGE DIAGRAM O U T L IN E S SOIC C o n ti n u e d REVISIONS DWG § NOM N MAX T E S 0 18- -1 DWG § JEDEC VARIATION □ AA MIN DWG § S016- JEDEC VARIATION □ AB MIN NOM MAX S020- 2 JEDEC VARIATION T E NOM MAX T E
|
OCR Scan
|
S016-1
S018-1
S020-2
S024-2
S028-2
MS-013,
PSC-4G07
soic 16 Jedec package outline
ad 406
MS-013
jedec Package do
S0242
2764-3
|
PDF
|
ansi y14.5m-1982 decimal
Abstract: CD 4039 AE ansi y14.5m-1982 decimal .xxxx SSC 9500 MAA 723 pj 299 IC 4033 pin configuration IC CD 4033 pin configuration IC CD 4033 pin diagram tsop 48 PIN
Text: PACKAGE s o ie DIAGRAM O U T L IN E S PACKAGE SOIC DIAGRAM O U T L IN E S C o n tin u ed REVISIONS DWG § NOM N MAX T E S 0 18- -1 DWG § JEDEC VARIATION □ AA MIN DWG § S016- JEDEC VARIATION □ AB MIN NOM MAX S020- 2 JEDEC VARIATION T E NOM MAX T E
|
OCR Scan
|
s016-1
s018-1
s020-2
s024-2
s028-2
MO-153,
PSC-4056
ansi y14.5m-1982 decimal
CD 4039 AE
ansi y14.5m-1982 decimal .xxxx
SSC 9500
MAA 723
pj 299
IC 4033 pin configuration
IC CD 4033 pin configuration
IC CD 4033 pin diagram
tsop 48 PIN
|
PDF
|
