L24X32B Search Results

L16X2

Abstract: ic logic gates
Contextual Info: pASIC 1 FAMILY ViaLink Technology Very-High-Speed CMOS FPGAs gj V ery H igh S p eed - V iaL ink m etal-to-m etal, program m able-via an ti­ fuse technology ensures useful internal logic function speeds at over 100 M H z, and logic cell delays o f under 2 ns.

Contextual Info: L24x32B WildCat 8000 Very-High-Speed 8K 24K Gate CMOS FPGA ADVANCE DATA pASIC HIGHLIGHTS Cl Very High Speed - ViaLink metal-to-metal program m able-via anti­ fuse technology, allows counter speeds over 150 M Hz and logic cell delays of under 2 ns. B High Usable Density - A 24-by-32 array o f768 logic cells provides 24,000

Contextual Info: L24X32BL WildCaX 8000L Low Power 3.3 Volt Operation, 8K Gate FPGA P 5V Tolerant I/Os - Support interface to 5 V o lt C M O S , N M O S and bipolar devices by sinking up to 12 m A see IIH specification . .8000 usable gates, 180 I/O pins Q| High Usable Density - A 24-by-32 array o f768 logic cells provides 24,000