80C31 instruction set
Abstract: XC2S200 pq208 xilinx fifo generator 6.2 application of 8259 microcontroller design BCD adder pal dvb-RCS modem hitachi pbx AX1610 MC68000 opcodes adder xilinx
Text: Vendor Name IP Type Xilinx Xilinx Xilinx sysonchip Xilinx Xilinx Amphion Amphion Amphion Amphion Amphion Xilinx Xilinx NewLogic LogiCORE LogiCORE LogiCORE AllianceCORE LogiCORE LogiCORE AllianceCORE AllianceCORE AllianceCORE AllianceCORE AllianceCORE LogiCORE
|
Original
|
PDF
|
8b/10b
DO-DI-ADPCM32)
DO-DI-ADPCM64)
CC-201)
CC-200)
CRC10
CC-130)
CRC32
CC-131)
80C31 instruction set
XC2S200 pq208
xilinx fifo generator 6.2
application of 8259 microcontroller
design BCD adder pal
dvb-RCS modem
hitachi pbx
AX1610
MC68000 opcodes
adder xilinx
|
xilinx FPGA IIR Filter
Abstract: PQ208C xilinx logicore fifo generator 6.2 FPGA implementation of IIR Filter digital volume control AD27 AD29 AD30 FPGA based implementation of fixed point IIR Filter Xilinx XC4000 PCMCIA
Text: Fall 1996 Seminar LogiCoreTM Solutions LogiCore is a trademark of Xilinx Inc. Fall Seminars - LogiCore - 1 LogiCore Solutions Introduction LogiCore PCI - FPGA Industry’s Most Successful Core FPGA Based DSP - It’s About Time Reference Designs Fall Seminars - LogiCore - 2
|
Original
|
PDF
|
|
written
Abstract: XC4010E-PQ160 PQ160 PQ208 PQ240 TQ144 XC4000 XC4000E XC4010E XC4013E
Text: LogiCore PCI Master and Slave Interface User's Guide November 1, 1996 Version 1.1 LC-DI-PCIM-C and LC-DI-PCIS-C Table of Contents LogiCore Facts 1. Introduction . 1 2. Getting Started . 3
|
Original
|
PDF
|
|
XC4000E
Abstract: No abstract text available
Text: LogiCore PCI Version 1.1 Compared to Version 1.0 August 1, 1996 Summary The LogiCore PCI Interface, Version 1.1, represents a significant advancement in features and capability over Version 1.0. This document describes the differences between the two versions.
|
Original
|
PDF
|
|
PQ160
Abstract: PQ208 PQ240 TQ144 XC4000E XC4008E XC4010E XC4013E XC4008E PQ208 XC4010E PQ208
Text: LogiCore PCI Interface for FPGAs February, 1996 Product Description, LC-DI-PCIM-C v1.0 Features Introduction n n Drop-in module for Xilinx XC4000E-family FPGAs – I/O and memory space The Xilinx LogiCore PCI Interface ensures fast time-tovolume by providing a complete PCI design solution. The
|
Original
|
PDF
|
XC4000E-family
XC4000E
32-bit
PQ160
PQ208
PQ240
TQ144
XC4008E
XC4010E
XC4013E
XC4008E PQ208
XC4010E PQ208
|
verilog code for pci to pci bridge
Abstract: pci master verilog code BG432 HQ240 PCI32 PQ208 PQ240 XC4000XLT XC4013XLT XC4028XLT
Text: 2 PCI32 4000 Master & Slave Interfaces Version 2.0 May, 1998 Data Sheet R LogiCORE Facts Core Specifics Xilinx Inc. 2100 Logic Drive San Jose, CA 95124 Phone: +1 408-559-7778 Fax: +1 408-377-3259 E-mail: Techsupport:hotline@xilinx.com Feedback: logicore@xilinx.com
|
Original
|
PDF
|
PCI32
XC4000XLT
verilog code for pci to pci bridge
pci master verilog code
BG432
HQ240
PQ208
PQ240
XC4013XLT
XC4028XLT
|
xc4013xlapq208
Abstract: vhdl code for 3 bit parity checker XC4000XLA XC4062XLA pci initiator in verilog vhdl 8 bit parity generator code BG432 HQ240 PCI32 PQ240
Text: 2 PCI32 4000 XLA Master Interfaces Version 3.0 March, 1999 Data Sheet R LogiCORE Facts Core Specifics Xilinx Inc. 2100 Logic Drive San Jose, CA 95124 Phone: +1 408-559-7778 Fax: +1 408-377-3259 E-mail: Techsupport:hotline@xilinx.com Feedback: logicore@xilinx.com
|
Original
|
PDF
|
PCI32
32-bit,
XC4000XLA
xc4013xlapq208
vhdl code for 3 bit parity checker
XC4062XLA
pci initiator in verilog
vhdl 8 bit parity generator code
BG432
HQ240
PQ240
|
Delco Electronics
Abstract: XC6200 XC4000E XC4013 XC4013E LogiCore Xilinx PCMCIA delco
Text: PRODUCT INFORMATION — DEVELOPMENT SYSTEMS PCI Interface is First New LogiCore Module into an FPGA or ASIC device has been a difficult challenge, often requiring months to learn the PCI specification and to optimize and verify the design. With LogiCore modules, Xilinx is doing the tough work
|
Original
|
PDF
|
100MB
Delco Electronics
XC6200
XC4000E
XC4013
XC4013E
LogiCore
Xilinx PCMCIA
delco
|
Delco
Abstract: XC4000E Delco Electronics
Text: Evelyn Hart Xilinx, Inc. 408 879-5047 evelyn.hart@xilinx.com FOR IMMEDIATE RELEASE XILINX DELIVERS FPGA INDUSTRY'S FIRST FULLY VERIFIED PCI MODULES TO KICK OFF NEW LOGICORE PROGRAM SAN JOSE, Calif., January 8, 1996-Xilinx, Inc., (NASDAQ:XLNX) today announced its new LogiCore(tm) program by delivering the industry's first
|
Original
|
PDF
|
1996-Xilinx,
Delco
XC4000E
Delco Electronics
|
6232 RAM
Abstract: vhdl code for parity checker rst- 433 vhdl code for 6 bit parity generator xilinx logicore fifo generator 6.2 HQ208 HQ240 PQ160 PQ208 XC4000E
Text: PCI Master & Slave Interfaces Version 1.2.0 May 25, 1997 Product Specification R LogiCORE Facts Core Specifics Xilinx Inc. 2100 Logic Drive San Jose, CA 95124 Phone: +1 408-559-7778 Fax: +1 408-559-7114 E-mail: logicore@xilinx.com URL: www.xilinx.com Features
|
Original
|
PDF
|
33MHz
XC4000E
6232 RAM
vhdl code for parity checker
rst- 433
vhdl code for 6 bit parity generator
xilinx logicore fifo generator 6.2
HQ208
HQ240
PQ160
PQ208
|
XC4000E FPGAs
Abstract: Xilinx XC4013E-3PQ208C XC4000 XC4000E XC4013E3PQ208C XC4013E-3PQ208C IBM PC AT schematics Xilinx PCI logicore XILINX/XC4000E
Text: book : cover 1 Wed Jul 3 10:56:20 1996 R Release Document Xilinx LogiCore PCI Interface Version 1.0 March 1996 Read This Before Installation book : cover 2 Wed Jul 3 10:56:20 1996 LogiCore PCI Interface Xilinx Development System book : booktoc.doc iii Wed Jul 3 10:56:20 1996
|
Original
|
PDF
|
Support8-879-4442
XC4000E FPGAs
Xilinx XC4013E-3PQ208C
XC4000
XC4000E
XC4013E3PQ208C
XC4013E-3PQ208C
IBM PC AT schematics
Xilinx PCI logicore
XILINX/XC4000E
|
CO12
Abstract: CO13 MP10 MP11
Text: PRELIMINARY LogiCore PCI Interface Protocol Checklist PCI-SIG, Rev. 2.1 July 7,1996 (Version 1.0) Table of Contents Target Functions Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .1 • • Supported Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . .1
|
Original
|
PDF
|
|
MZ80 sensor
Abstract: crt monitor circuit diagram intex 171 8086 microprocessor based project on weight AT89C51 opcode SL100 pin configuration interfacing Atmel 89C51 with ir sensors Block Diagram of 8279 micro processor generation of control signals in 89c51 micro keypad 4x6 matrix led interfacing with 89C51
Text: R 1. Introduction 2. LogiCORE Products 3. AllianceCORE Products 4. LogiBLOX 5. Reference Designs Section Titles R Table of Contents Introduction Introduction Table of Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .1-2
|
Original
|
PDF
|
XC4000-Series
XC3000,
XC4000,
XC5000
xapp028
xapp028v
xapp028o
MZ80 sensor
crt monitor circuit diagram intex 171
8086 microprocessor based project on weight
AT89C51 opcode
SL100 pin configuration
interfacing Atmel 89C51 with ir sensors
Block Diagram of 8279 micro processor
generation of control signals in 89c51 micro
keypad 4x6 matrix
led interfacing with 89C51
|
XC4000
Abstract: LogiCore xc4000
Text: FPGA Compiler Design Methodology Using LogiCore Drop-in Modules March 30, 1996 Application Note BY STEVE SHARP Summary This Application Note address the design flow used to insert a PCI Target LogiCore into a VHDL design that is processed using FPGA Compiler. The flow using Design Compiler is similar.The PCI modules consist of a 32-bit target interface and a back-end interface unit BIU . The designer can add logic to the BIU to customize it to their application.
|
Original
|
PDF
|
32-bit
XC4000
LogiCore xc4000
|
|
FIR FILTER implementation xilinx
Abstract: fir filter design using vhdl USB Prog ISP 172 fpga frame buffer vhdl examples XC9572 LogiCore xc4000 fir EPM7128S-10 EPM7160E-10 XC5200 XC9500
Text: Xilinx Xilinx Fall Fall 1996 1996 Seminar Seminar Introduction Fall 1996 Seminar Introduction Fall Seminar - Introduction - 2 Mission lic ar LogiCore ftw e Si So on Help our customers with faster time to market and flexible product life cycle management
|
Original
|
PDF
|
XC9500
XC5200
XC4000E/EX
FIR FILTER implementation xilinx
fir filter design using vhdl
USB Prog ISP 172
fpga frame buffer vhdl examples
XC9572
LogiCore xc4000 fir
EPM7128S-10
EPM7160E-10
XC5200
|
xilinx vhdl code
Abstract: VHDL code for pci verilog code for pci pci initiator in verilog pci verilog code PQ208 XC4013E address generator logic vhdl code
Text: CORE Generator tool for PCI April, 1997 Product Description Features • Supports LogiCORE PCI Master and Slave Interfaces ◊ Fully 2.1 PCI compliant 32 bit, 33MHz PCI Interface cores for Xilinx XC4000-series FPGAs and HardWire ◊ Pre-defined implementation for predictable
|
Original
|
PDF
|
33MHz
XC4000-series
xilinx vhdl code
VHDL code for pci
verilog code for pci
pci initiator in verilog
pci verilog code
PQ208
XC4013E
address generator logic vhdl code
|
XC2064
Abstract: XC4028XLA verilog code for fir filter new ieee programs in vhdl and verilog SCR FIR 3 D XC3090 XC4005 XC4005XL XC5210 XC8106
Text: CORE Generator System User Guide V1.5.2i XACT, XC2064, XC3090, XC4005, XC5210, XC8106, XC-DS-501, FPGA Architect, FPGA Foundry, LogiCORE, Timing Wizard, and Trace are registered trademarks of Xilinx. All XC-prefix product designations, AllianceCore, Alliance Series, BITA, CLC,
|
Original
|
PDF
|
XC2064,
XC3090,
XC4005,
XC5210,
XC8106,
XC-DS-501,
XC4028EX
PG299
XC2064
XC4028XLA
verilog code for fir filter
new ieee programs in vhdl and verilog
SCR FIR 3 D
XC3090
XC4005
XC4005XL
XC5210
XC8106
|
xilinx xc5
Abstract: ATMEL CPLD xc9500 XC4000 XC5200 XC9500 nec cpld AMD PLD
Text: Xilinx Xilinx Fall Fall 1996 1996 Seminar Seminar Introduction Fall 1996 Seminar Introduction Fall Seminar - Introduction - 2 Mission lic ar LogiCore ftw e Si So on Help our customers with faster time to market and flexible product life cycle management
|
Original
|
PDF
|
XC9500
XC5200
XC4000
xilinx xc5
ATMEL CPLD xc9500
XC4000
XC5200
XC9500
nec cpld
AMD PLD
|
verilog code for 16 bit carry select adder
Abstract: fir compiler v1 xilinx virtex XC2064 XC3090 XC4005 XC4005XL XC5210 XC8106 code fir filter in verilog 16 bit register vhdl
Text: CORE Generator System User Guide V1.5 XACT, XC2064, XC3090, XC4005, XC5210, XC8106, XC-DS-501, FPGA Architect, FPGA Foundry, LogiCORE, Timing Wizard, and Trace are registered trademarks of Xilinx. All XC-prefix product designations, AllianceCore, Alliance Series, BITA, CLC, Configurable Logic Cell, Dual Block,
|
Original
|
PDF
|
XC2064,
XC3090,
XC4005,
XC5210,
XC8106,
XC-DS-501,
XC4028EX
PG299
verilog code for 16 bit carry select adder
fir compiler v1 xilinx virtex
XC2064
XC3090
XC4005
XC4005XL
XC5210
XC8106
code fir filter in verilog
16 bit register vhdl
|
xilinx xc95108 jtag cable Schematic
Abstract: Altera CPLD PCMCIA XC95144 PQ100 XC95144 xilinx FPGA IIR Filter EPM7128S-10 EPM7160E-10 XC5200 XC9500 XC95108
Text: Xilinx Xilinx Fall Fall 1996 1996 Seminar Seminar Introduction Fall 1996 Seminar Introduction Fall Seminar - Introduction - 2 Fall Seminar - Intro - 1 Mission So ar LogiCore ftw e Si lic on Help our customers with faster time to market and flexible product life cycle management
|
Original
|
PDF
|
Intro500
XC5200
XC4000E/EX
xilinx xc95108 jtag cable Schematic
Altera CPLD PCMCIA
XC95144 PQ100
XC95144
xilinx FPGA IIR Filter
EPM7128S-10
EPM7160E-10
XC5200
XC9500
XC95108
|
XC4000
Abstract: XC4000XL XC4005 XC4005XL XC4013 XC4085XL
Text: Xilinx DSP LogiCORE Advantages Competitor’s Cores Run Slower as Part Size Increases PERFORMANCE MHz 12x12 multiplier core 100— 75— 50— 25— 10K 20K 30K 40K 50K 100K Number of claimed gate equivalents Xilinx Core Performance is Independent of Part Size
|
Original
|
PDF
|
12x12
XC4005
XC4013
XC4028
XC4044
XC4085
XC4000
XC4000
XC4000XL
XC4005XL
XC4085XL
|
XC4000E
Abstract: pci initiator in verilog XC4013
Text: Evelyn Hart Xilinx, Inc. 408 879-5047 evelyn.hart@xilinx.com Mary Jane Reiter Tsantes & Associates (408) 452-8700 maryjane@tsantes.com FOR IMMEDIATE RELEASE XILINX EXTENDS FPGA INDUSTRY’S MOST SUCCESSFUL CORE PROGRAM Faster FPGA Enables Delivery of New Xilinx LogiCore PCI “Initiator” Module
|
Original
|
PDF
|
|
PCI32
Abstract: XC4000
Text: The Low-Cost PCI Solution by Per Holmberg, LogiCORE Product Manager, per@xilinx.com Xilinx provides the most cost-effective and highest-performance PCI solution in the market by leveraging the flexibility of Xilinx FPGAs. We make PCI easy to design by providing a complete solution of proven cores, intuitive development tools,
|
Original
|
PDF
|
XC9500
PCI32
XC4000
|
Untitled
Abstract: No abstract text available
Text: LogiCORE PCI Master & Slave Interfaces Version 2.0 November 21,1997 Data Sheet £ XILINX LogiCORE Facts Core Specifics Device Family Xilinx Inc. 2100 Logic Drive San Jose, C A95124 Phone:+1 408-559-7778 Fax:+1 408-377-3259 E-m ail; Techsupport: h o tlin e @ x ilin x .c o m
|
OCR Scan
|
PDF
|
A95124
XC4000XLT
33MHz
X7951
|