LTOE Search Results

KL SN 102 94v

Abstract: wire T568 SCV64 The VMEbus Handbook, Fourth Ed VMEbus interface handbook Q002 ih 584 el designer manual kds 1555 SAA 1260 Ka 2535
Contextual Info: O p e n b u s In t e r fa c e C o m p o n e n t s SCV64 User Manual Issue 1 * / • bSflfllDl Q[ D24A0 134 ■ This Material Copyrighted By Its Respective Manufacturer T h e in fo rm a tio n in th is d o c u m e n t is su b je c t to c h a n g e w ith o u t n o tic e an d sh o u ld n o t be c o n stru ed as a

ATmega32H

Abstract: PV15100 PCIE10 atmel 718 ac chopper ATMEGA64HVE2
Contextual Info: Atmel ATmega32HVE2/ATmega64HVE2 8-bit AVR Microcontroller with Precise Analog Frontend for very Accurate Voltage and Current Measurement PRELIMINARY DATASHEET Features ● Single-package fully-integrated ● High precision analog frontend ● 17bit single-ended voltage-ADC

Contextual Info: Features • High Performance, Low Power AVR 8-bit Microcontroller • Advanced RISC Architecture • • • • • • • – 123 Powerful Instructions – Most Single Clock Cycle Execution – 32 x 8 General Purpose Working Registers – Fully Static Operation

MD500

Abstract: automatic daisy chain VME VME DAISY CHAIN 700C1
Contextual Info: NEWBRIDGE MICROSYSTEMS CRUMBS' 2SE D • tSôfllOl 0 0 0 0 b 7 ô 3 CAS1C014 VMEbusAVICS CONTROL CIRCUIT ÀCC T-52 -33 -55 • Full VMEbus system controller functions • Auto-ID slot Identification • Automatic VMEbus SYSCON Identification • The CA91C014 Advanced System Architecture Control

Contextual Info: Openbus I/F Components - VMEbus User Manual 2.0 2.1 ACC Description Introduction This section describes the AVICS Comrol Circuit ACC . A general architectural description of the ACC is provided, followed by detailed descriptions of the signal pins and major ACC functional modules, including

VIPER L2A RoHS

Abstract: Viper L2A schematic diagram offline UPS ZO 103 TRIAC PL3150-L10 Wiegand schematic PL3120-E4T10 upc 3842 SCR C103 TRANSISTOR SUBSTITUTION DATA BOOK
Contextual Info: PL 3120 / PL 3150® Power Line Smart Transceiver Data Book @ ® Ve r s i o n 2 005-0154-01C Echelon, LON, LONWORKS, LonBuilder, NodeBuilder, LonManager, LonTalk, Neuron, LONMARK, 3120, 3150, the Echelon logo, and the LONMARK logo are registered trademarks of Echelon Corporation. LonMaker, LNS, i.LON, ShortStack, and LonSupport are trademarks of

Contextual Info: General Features • Single-package High Performance, Low Power AVR 8-bit Microcontroller with LIN • • • • • • Transceiver, 5V Regulator 85mA Current Capability and Watchdog Very Low Current Consumption in Sleep Mode 8Kbytes/16Kbytes Flash Memory for Application Program (Atmel ATA6616/ATA6617)

tk5551

Contextual Info: Features • High Performance, Low Power Atmel AVR 8-bit Microcontroller • Advanced RISC Architecture – 123 Powerful Instructions - Most Single Clock Cycle Execution – 32 x 8 General Purpose Working Registers – Fully Static Operation • Non-volatile Program and Data Memories

Contextual Info: KM44C4003BS CMOS DRAM ELECTRONICS 4 M x 4 B i t CMOS Quad CAS DRAM with Fast Page Mode DESCRIPTION This is a family of 4,194,304 x 4bit Quad CAS with Fast Page Mode DRAMs. Fast Page Mode offers high speed random access of memory cells within the same row. Refresh cycle 2K Ref. or 4K Ref. , access time

ko 247

Abstract: ATA6617 up 6103 s8 equivalent ATA6616 AVR Studio ata6616 ATA6624 KL15 attiny 40 ATtiny 16 611118
Contextual Info: General Features • Single-package High Performance, Low Power AVR 8-bit Microcontroller with LIN • • • • • • Transceiver, 5V Regulator and Watchdog Very Low Current Consumption in Sleep Mode 8 Kbytes/16 Kbytes Flash Memory for Application Program ATA6616/ATA6617

Contextual Info: S E M IC O N D U C T O R - r. 100398 Quad Differential ECL/TTL Translating Transceiver with Latch General Description to turn off w hen the high im pedance to duces term ination noise m argin w hen The 100398 is a quad latched tra n sce ive r designed to c o n ­

tundra scv64

Contextual Info: Table of Contents 1 General Information. 1-1 1.1 Introduction. 1-1 1.2

Contextual Info: ATtiny87/ATtiny167 8-bit AVR Microcontroller with 8K/16K Bytes In-System Programmable Flash and LIN Controller DATASHEET Features ● High performance, low power Atmel AVR 8-bit microcontroller ● Advanced RISC architecture ● 123 powerful instructions – most single clock cycle execution

atmega16 software uart

Abstract: ATMEGA32M AT90PWM324 mega32 ATMega16 ATMega32 16845 C code for ATMEGA16 atmega32m1 uart source code TCNT00
Contextual Info: Features • High Performance, Low Power AVR 8-bit Microcontroller • Advanced RISC Architecture • • • • • • • • • 1. – 131 Powerful Instructions - Most Single Clock Cycle Execution – 32 x 8 General Purpose Working Registers – Fully Static Operation

PRFM01

Abstract: ATMEGA16M1 atmega32m1 uart source code atmega32m1 uart code 8 bit flash program memory atmel 268
Contextual Info: Features • High Performance, Low Power AVR 8-bit Microcontroller • Advanced RISC Architecture • • • • • • • • • • – 131 Powerful Instructions - Most Single Clock Cycle Execution – 32 x 8 General Purpose Working Registers – Fully Static Operation

MB86903

Abstract: instruction set Sun SPARC T3 CY7C601
Contextual Info: MB86903 ~ FUJITSU SPARC -BASED IU/FPU AUGUST 1991 DATA SHEET FE A T U R E S _ G E N E R A L D E S C R IP T IO N • Single chip im plementation o f SPARC IU and FPU based upon the SPARC architecture The MB86903 is the first commercially available pro­

ATtiny167

Abstract: ATtiny87 M248 wheatstone bridge with thermistor SOIC20 wheatstone bridge interface WITH ADC introduction about Wheatstone Bridge
Contextual Info: Features • High Performance, Low Power AVR 8-bit Microcontroller • Advanced RISC Architecture • • • • • • • – 123 Powerful Instructions – Most Single Clock Cycle Execution – 32 x 8 General Purpose Working Registers – Fully Static Operation

8209D-AVR-11

Abstract: ATMEGA32M ATMEGA16M1 MOB2 module AT90PWM324 half-bridge power supply AVR 64mhz Atmel AT 2051 atmel 19104
Contextual Info: Features • High Performance, Low Power Atmel AVR® 8-bit Microcontroller • Advanced RISC Architecture • • • • • • • • • • – 131 Powerful Instructions - Most Single Clock Cycle Execution – 32 x 8 General Purpose Working Registers

PRFM01

Abstract: ATMEGA16M1 atmega32m1 uart code atmega32m1 uart source code ATmega32M1 POCR2SB11 16845 8209b PRFM02
Contextual Info: Features • High Performance, Low Power Atmel AVR® 8-bit Microcontroller • Advanced RISC Architecture • • • • • • • • • • – 131 Powerful Instructions - Most Single Clock Cycle Execution – 32 x 8 General Purpose Working Registers

Contextual Info: MITSUBISHI LSIs nnmary bpec. Some of contents are subject to change without notice MH4V645CWJ-6,-7 HYPER PAGE MODE 268435456-BIT 4194304-BIT BY 64-BIT DYNAMIC RAM PIN CONFIGURATION DESCRIPTION The MH4V645CWJ is 4194304-word x 64-bit dynamic ram module. This consist of sixteen industry standard 4M x 4 dynamic

Contextual Info: n a ry S pee. MITSUBISHI LSIs Specifications subject to change without notice. MH8V645AWZJ -5, -6 HYPER PAGE MODE 536870912 - BIT 8388608 - WORD BY 64 - BIT DYNAMIC RAM DESCRIPTION PIN CONFIGURATION The MH8V645AWZJ is 8388608-word x 64-bit dynamic ram module. This consist of eight industry standard

Contextual Info: Features • High Performance, Low Power AVR 8-bit Microcontroller • Advanced RISC Architecture • • • • • • • – 123 Powerful Instructions – Most Single Clock Cycle Execution – 32 x 8 General Purpose Working Registers – Fully Static Operation

Contextual Info: * SYNERGY PRELIMINARY SY100EL91 L TRIPLE LVPECL-TO-ECL TRAN SLATO R SEMICONDUCTOR DESCRIPTION FEATURES • 3.3V and -5 V power supply ■ 620ps propagation delay ■ Fully differential design ■ Supports low voltage operation ■ ESD protection of 2000V ■ Available in 20-pin SOIC package

sl 0380 r

Contextual Info: E M IC D N D U C T O R t 100328 Low Power Octal ECL/TTL Bi-Directional Translator with Latch General Description Features The 100328 is an octal latched bi-directional translator de­ signed to convert TT L logic levels to 100K ECL logic levels and vice versa. The direction o f this translation is determ ined