LVDS 30 PIN Search Results
LVDS 30 PIN Result Highlights (5)
Part | ECAD Model | Manufacturer | Description | Download | Buy |
---|---|---|---|---|---|
MG80C196KB |
![]() |
80C196KB - Microcontroller, 16-bit, MCS-96, 68-pin Pin Grid Array (PGA) |
![]() |
![]() |
|
PAL16L8B-4MJ/BV |
![]() |
PAL16L8B - 20 Pin TTL Programmable Array Logic |
![]() |
![]() |
|
PAL16L8-7PCS |
![]() |
PAL16L8 - 20-Pin TTL Programmable Array Logic |
![]() |
![]() |
|
54F191/Q2A |
![]() |
54F191 - Up/Down Binary Counter with Preset and Ripple Clock. Dual marked as DLA PIN 5962-90582012A. |
![]() |
||
LMK1D1208PRHAT |
![]() |
8-channel output 1.8-V, 2.5-V, and 3.3-V LVDS buffer with pin control 40-VQFN -40 to 105 |
![]() |
LVDS 30 PIN Datasheets Context Search
Catalog Datasheet | Type | Document Tags | |
---|---|---|---|
Contextual Info: SN65LV1023/SN65LV1224 30ĆMHz TO 66ĆMHz, 10:1 LVDS SERIALIZER/DESERIALIZER SLLS527G − FEBRUARY 2002 − REVISED JANUARY 2005 D 300-Mbps to 660-Mbps Serial LVDS Data D D D Payload Bandwidth at 30-MHz to 66-MHz System Clock Pin-Compatible Superset of NSM |
Original |
SN65LV1023/SN65LV1224 SLLS527G 300-Mbps 660-Mbps 30-MHz 66-MHz DS92LV1023/DS92LV1224 28-Pin SN65LV1023 | |
Contextual Info: SN65LV1023/SN65LV1224 30ĆMHz TO 66ĆMHz, 10:1 LVDS SERIALIZER/DESERIALIZER SLLS527G − FEBRUARY 2002 − REVISED JANUARY 2005 D 300-Mbps to 660-Mbps Serial LVDS Data D D D Payload Bandwidth at 30-MHz to 66-MHz System Clock Pin-Compatible Superset of NSM |
Original |
SN65LV1023/SN65LV1224 30MHz 66MHz, SLLS527G 300-Mbps 660-Mbps 30-MHz 66-MHz DS92LV1023/DS92LV1224 SN65LV1023 | |
MO-150
Abstract: SN65LV1023 SN65LV1023DB SN65LV1224 SN65LV1224DB SN65LVDS1023 SN65LVDS1224
|
Original |
SN65LV1023/SN65LV1224 30MHz 66MHz, SLLS527G 300-Mbps 660-Mbps 30-MHz 66-MHz DS92LV1023/DS92LV1224 28-Pin MO-150 SN65LV1023 SN65LV1023DB SN65LV1224 SN65LV1224DB SN65LVDS1023 SN65LVDS1224 | |
the pll 2002Contextual Info: SN65LV1023/SN65LV1224 30-MHz TO 66-MHz, 10:1 LVDS SERIALIZER/DESERIALIZER SLLS527E – FEBRUARY 2002 – REVISED SEPTEMBER 2002 D D D D 300-Mbps to 660-Mbps Serial LVDS Data Payload Bandwidth at 30-MHz to 66-MHz System Clock Pin-Compatible Superset of NSM |
Original |
SN65LV1023/SN65LV1224 30-MHz 66-MHz, SLLS527E 300-Mbps 660-Mbps 66-MHz DS92LV1023/DS92LV1224 SN65LV1023 the pll 2002 | |
Contextual Info: SN65LV1023/SN65LV1224 30ĆMHz TO 66ĆMHz, 10:1 LVDS SERIALIZER/DESERIALIZER SLLS527G − FEBRUARY 2002 − REVISED JANUARY 2005 D 300-Mbps to 660-Mbps Serial LVDS Data D D D Payload Bandwidth at 30-MHz to 66-MHz System Clock Pin-Compatible Superset of NSM |
Original |
SN65LV1023/SN65LV1224 30MHz 66MHz, SLLS527G 300-Mbps 660-Mbps 30-MHz 66-MHz DS92LV1023/DS92LV1224 SN65LV1023 | |
SN65LVDS1224
Abstract: MO-150 SN65LV1023 SN65LV1023DB SN65LV1224 SN65LV1224DB SN65LVDS1023
|
Original |
SN65LV1023/SN65LV1224 30MHz 66MHz, SLLS527G 300-Mbps 660-Mbps 30-MHz 66-MHz DS92LV1023/DS92LV1224 28-Pin SN65LVDS1224 MO-150 SN65LV1023 SN65LV1023DB SN65LV1224 SN65LV1224DB SN65LVDS1023 | |
Contextual Info: SN65LV1023/SN65LV1224 30 MHz TO 66 MHz, 10:1 LVDS SERIALIZER/DESERIALIZER SLLS527A – FEBRUARY 2002 – REVISED APRIL 2002 D D D D 300–660 Mbps Serial LVDS Data Payload Bandwidth at 30 MHz to 66 MHz System Clock Pin-Compatible Superset of NSM DS92LV1023/DS92LV1224 |
Original |
SN65LV1023/SN65LV1224 SLLS527A DS92LV1023/DS92LV1224 SN65LV1023 28-Pin SN65LV1224 | |
SN65LVDS1023
Abstract: SN65LVDS1023DB SN65LVDS1224 SN65LVDS1224DB
|
Original |
SN65LVDS1023/SN65LVDS1224 SLLS527 DS92LV1023/DS92LV1224 28-Pin SN65LVDS1023 SN65LVDS1023 SN65LVDS1023DB SN65LVDS1224 SN65LVDS1224DB | |
Contextual Info: SN65LV1023/SN65LV1224 www.ti.com SLLS527G – FEBRUARY 2002 – REVISED JANUARY 2005 30-MHz TO 66-MHz, 10:1 LVDS SERIALIZER/DESERIALIZER FEATURES • • • 300-Mbps to 660-Mbps Serial LVDS Data Payload Bandwidth at 30-MHz to 66-MHz System Clock Pin-Compatible Superset of NSM |
Original |
SN65LV1023/SN65LV1224 SLLS527G 30-MHz 66-MHz, 300-Mbps 660-Mbps 66-MHz DS92LV1023/DS92LV1224 SN65LV1023 | |
Contextual Info: SN65LV1023/SN65LV1224 www.ti.com SLLS527H – FEBRUARY 2002 – REVISED FEBRUARY 2007 30-MHz TO 66-MHz, 10:1 LVDS SERIALIZER/DESERIALIZER FEATURES • • • 300-Mbps to 660-Mbps Serial LVDS Data Payload Bandwidth at 30-MHz to 66-MHz System Clock Pin-Compatible Superset of NSM |
Original |
SN65LV1023/SN65LV1224 SLLS527H 30-MHz 66-MHz, 300-Mbps 660-Mbps 66-MHz DS92LV1023/DS92LV1224 28-Pin | |
Contextual Info: SN65LV1023/SN65LV1224 www.ti.com SLLS527G – FEBRUARY 2002 – REVISED JANUARY 2005 30-MHz TO 66-MHz, 10:1 LVDS SERIALIZER/DESERIALIZER FEATURES • • • 300-Mbps to 660-Mbps Serial LVDS Data Payload Bandwidth at 30-MHz to 66-MHz System Clock Pin-Compatible Superset of NSM |
Original |
SN65LV1023/SN65LV1224 SLLS527G 30-MHz 66-MHz, 300-Mbps 660-Mbps 66-MHz DS92LV1023/DS92LV1224 SN65LV1023 | |
Contextual Info: SN65LV1023/SN65LV1224† 30 MHz TO 66 MHz, 10:1 LVDS SERIALIZER/DESERIALIZER SLLS527C – FEBRUARY 2002 – REVISED MAY 2002 D D D D 300–660 Mbps Serial LVDS Data Payload Bandwidth at 30 MHz to 66 MHz System Clock Pin-Compatible Superset of NSM DS92LV1023/DS92LV1224 |
Original |
SN65LV1023/SN65LV1224 SLLS527C DS92LV1023/DS92LV1224 SN65LV1023 28-Pin SN65LV1224 | |
Contextual Info: SN65LV1023/SN65LV1224 www.ti.com SLLS527G – FEBRUARY 2002 – REVISED JANUARY 2005 30-MHz TO 66-MHz, 10:1 LVDS SERIALIZER/DESERIALIZER FEATURES • • • 300-Mbps to 660-Mbps Serial LVDS Data Payload Bandwidth at 30-MHz to 66-MHz System Clock Pin-Compatible Superset of NSM |
Original |
SN65LV1023/SN65LV1224 SLLS527G 30-MHz 66-MHz, 300-Mbps 660-Mbps 66-MHz DS92LV1023/DS92LV1224 28-Pin | |
SN65LVDS1224
Abstract: LVDS Serializer MO-150 SN65LV1023 SN65LV1023DB SN65LV1224 SN65LV1224DB SN65LVDS1023
|
Original |
SN65LV1023/SN65LV1224 SLLS527B DS92LV1023/DS92LV1224 28-Pin SN65LV1023 SN65LVDS1224 LVDS Serializer MO-150 SN65LV1023 SN65LV1023DB SN65LV1224 SN65LV1224DB SN65LVDS1023 | |
|
|||
SN65LV1023
Abstract: SN65LV1023DB SN65LV1224 SN65LV1224DB SN65LVDS1023 SN65LVDS1224 digital lock using logic gates
|
Original |
SN65LV1023/SN65LV1224 SLLS527G 30-MHz 66-MHz, 300-Mbps 660-Mbps 66-MHz DS92LV1023/DS92LV1224 28-Pin SN65LV1023 SN65LV1023DB SN65LV1224 SN65LV1224DB SN65LVDS1023 SN65LVDS1224 digital lock using logic gates | |
SN65LVDS1224
Abstract: SN65LV1023 SN65LV1023DB SN65LV1224 SN65LV1224DB SN65LVDS1023
|
Original |
SN65LV1023/SN65LV1224 SLLS527H 30-MHz 66-MHz, 300-Mbps 660-Mbps 66-MHz DS92LV1023/DS92LV1224 28-Pin SN65LVDS1224 SN65LV1023 SN65LV1023DB SN65LV1224 SN65LV1224DB SN65LVDS1023 | |
Contextual Info: SN65LV1023/SN65LV1224 www.ti.com SLLS527H – FEBRUARY 2002 – REVISED FEBRUARY 2007 30-MHz TO 66-MHz, 10:1 LVDS SERIALIZER/DESERIALIZER FEATURES • • • 300-Mbps to 660-Mbps Serial LVDS Data Payload Bandwidth at 30-MHz to 66-MHz System Clock Pin-Compatible Superset of NSM |
Original |
SN65LV1023/SN65LV1224 SLLS527H 30-MHz 66-MHz, 300-Mbps 660-Mbps 66-MHz DS92LV1023/DS92LV1224 SN65LV1023 | |
Contextual Info: SN65LV1023/SN65LV1224 30-MHz TO 66-MHz, 10:1 LVDS SERIALIZER/DESERIALIZER SLLS527D – FEBRUARY 2002 – REVISED AUGUST 2002 D D D D 300-Mbps to 660-Mbps Serial LVDS Data Payload Bandwidth at 30-MHz to 66-MHz System Clock Pin-Compatible Superset of NSM DS92LV1023/DS92LV1224 |
Original |
SN65LV1023/SN65LV1224 30-MHz 66-MHz, SLLS527D 300-Mbps 660-Mbps 66-MHz DS92LV1023/DS92LV1224 SN65LV1023 | |
Contextual Info: SN65LV1023/SN65LV1224 30-MHz TO 66-MHz, 10:1 LVDS SERIALIZER/DESERIALIZER SLLS527D – FEBRUARY 2002 – REVISED AUGUST 2002 D D D D 300-Mbps to 660-Mbps Serial LVDS Data Payload Bandwidth at 30-MHz to 66-MHz System Clock Pin-Compatible Superset of NSM DS92LV1023/DS92LV1224 |
Original |
SN65LV1023/SN65LV1224 30-MHz 66-MHz, SLLS527D 300-Mbps 660-Mbps 66-MHz DS92LV1023/DS92LV1224 SN65LV1023 | |
Contextual Info: SN65LV1023/SN65LV1224 www.ti.com SLLS527G – FEBRUARY 2002 – REVISED JANUARY 2005 30-MHz TO 66-MHz, 10:1 LVDS SERIALIZER/DESERIALIZER FEATURES • • • 300-Mbps to 660-Mbps Serial LVDS Data Payload Bandwidth at 30-MHz to 66-MHz System Clock Pin-Compatible Superset of NSM |
Original |
SN65LV1023/SN65LV1224 SLLS527G 30-MHz 66-MHz, 300-Mbps 660-Mbps 66-MHz DS92LV1023/DS92LV1224 SN65LV1023 | |
Contextual Info: SN65LV1023/SN65LV1224 www.ti.com SLLS527H – FEBRUARY 2002 – REVISED FEBRUARY 2007 30-MHz TO 66-MHz, 10:1 LVDS SERIALIZER/DESERIALIZER FEATURES • • • 300-Mbps to 660-Mbps Serial LVDS Data Payload Bandwidth at 30-MHz to 66-MHz System Clock Pin-Compatible Superset of NSM |
Original |
SN65LV1023/SN65LV1224 SLLS527H 30-MHz 66-MHz, 300-Mbps 660-Mbps 66-MHz DS92LV1023/DS92LV1224 SN65LV1023 | |
Contextual Info: SN65LV1023/SN65LV1224 www.ti.com SLLS527H – FEBRUARY 2002 – REVISED FEBRUARY 2007 30-MHz TO 66-MHz, 10:1 LVDS SERIALIZER/DESERIALIZER FEATURES • • • 300-Mbps to 660-Mbps Serial LVDS Data Payload Bandwidth at 30-MHz to 66-MHz System Clock Pin-Compatible Superset of NSM |
Original |
SN65LV1023/SN65LV1224 SLLS527H 30-MHz 66-MHz, 300-Mbps 660-Mbps 66-MHz DS92LV1023/DS92LV1224 SN65LV1023 | |
Contextual Info: SN65LV1023/SN65LV1224 www.ti.com SLLS527H – FEBRUARY 2002 – REVISED FEBRUARY 2007 30-MHz TO 66-MHz, 10:1 LVDS SERIALIZER/DESERIALIZER FEATURES • • • 300-Mbps to 660-Mbps Serial LVDS Data Payload Bandwidth at 30-MHz to 66-MHz System Clock Pin-Compatible Superset of NSM |
Original |
SN65LV1023/SN65LV1224 SLLS527H 30-MHz 66-MHz, 300-Mbps 660-Mbps 66-MHz DS92LV1023/DS92LV1224 SN65LV1023 | |
Contextual Info: SCAN921025,SCAN921226 SCAN921025 and SCAN921226 30-80 MHz 10 Bit Bus LVDS Serializer and Deserializer with IEEE 1149.1 JTAG and at-speed BIST Literature Number: SNLS148B OBSOLETE October 24, 2011 30-80 MHz 10 Bit Bus LVDS Serializer and Deserializer with |
Original |
SCAN921025 SCAN921226 SCAN921226 SNLS148B SCAN921025/SCAN921226 10-bit |