Untitled
Abstract: No abstract text available
Text: CY2DL1510 1:10 Differential LVDS Fanout Buffer 1:10 Differential LVDS Fanout Buffer Features Functional Description • Low-voltage differential signal LVDS input with on-chip 100 input termination resistor ■ Ten differential LVDS outputs ■ 40 ps maximum output-to-output skew
|
Original
|
PDF
|
CY2DL1510
32-pin
CY2DL1510
|
Untitled
Abstract: No abstract text available
Text: DS92LV1021A DS92LV1021A 16-40 MHz 10 Bit Bus LVDS Serializer Literature Number: SNLS151F DS92LV1021A 16-40 MHz 10 Bit Bus LVDS Serializer General Description The DS92LV1021A transforms a 10-bit wide parallel LVCMOS/LVTTL data bus into a single high speed Bus
|
Original
|
PDF
|
DS92LV1021A
DS92LV1021A
SNLS151F
10-bit
|
SNLS151F
Abstract: SNLS151
Text: DS92LV1021A DS92LV1021A 16-40 MHz 10 Bit Bus LVDS Serializer Literature Number: SNLS151F DS92LV1021A 16-40 MHz 10 Bit Bus LVDS Serializer General Description The DS92LV1021A transforms a 10-bit wide parallel LVCMOS/LVTTL data bus into a single high speed Bus
|
Original
|
PDF
|
DS92LV1021A
DS92LV1021A
SNLS151F
10-bit
SNLS151F
SNLS151
|
DS92LV1210TMSA
Abstract: No abstract text available
Text: DS92LV1021,DS92LV1210 DS92LV1021 and DS92LV1210 16-40 MHz 10 Bit Bus LVDS Serializer and Deserializer Literature Number: SNLS024B DS92LV1021 and DS92LV1210 16-40 MHz 10 Bit Bus LVDS Serializer and Deserializer General Description The DS92LV1021 transforms a 10-bit wide parallel CMOS/
|
Original
|
PDF
|
DS92LV1021
DS92LV1210
DS92LV1210
SNLS024B
DS92LV1210TMSA
|
Untitled
Abstract: No abstract text available
Text: DS92LV1023 DS92LV1023 40-66 MHz 10 Bit Bus LVDS Serializer Literature Number: SNLS049C DS92LV1023 40-66 MHz 10 Bit Bus LVDS Serializer General Description Features The DS92LV1023 is a 400 to 660 Mb/s serializer for highspeed unidirectional serial data transmission over FR-4
|
Original
|
PDF
|
DS92LV1023
DS92LV1023
SNLS049C
10-bit
|
470 KILO OHM RESISTOR
Abstract: 1 kilo ohm resistor specifications 2DL15 cy2dl1510 purpose of 2.2 kilo ohm resistor tsoe CY2DL1510AZ
Text: CY2DL1510 1:10 Differential LVDS Fanout Buffer Features Functional Description • Low-voltage differential signal LVDS input with on-chip 100-Ω input termination resistor ■ Ten differential LVDS outputs ■ 40-ps maximum output-to-output skew ■ 600-ps maximum propagation delay
|
Original
|
PDF
|
CY2DL1510
40-ps
600-ps
11-ps
12-kHz
20-MHz
CY2DL1510
470 KILO OHM RESISTOR
1 kilo ohm resistor specifications
2DL15
purpose of 2.2 kilo ohm resistor
tsoe
CY2DL1510AZ
|
Untitled
Abstract: No abstract text available
Text: DS92LV1212A DS92LV1212A 16-40 MHz 10-Bit Bus LVDS Random Lock Deserializer with Embedded Clock Recovery Literature Number: SNLS071D DS92LV1212A 16-40 MHz 10-Bit Bus LVDS Random Lock Deserializer with Embedded Clock Recovery General Description Features The DS92LV1212A is an upgrade of the DS92LV1212. It
|
Original
|
PDF
|
DS92LV1212A
DS92LV1212A
10-Bit
SNLS071D
DS92LV1212.
|
SLLS526
Abstract: SN65LVDS1021DB SN65LVDS1212 SN65LVDS1212DB SN65LVDS1021
Text: SN65LVDS1021/SN65LVDS1212 10 MHz TO 40 MHz, 10:1 LVDS SERIALIZER/DESERIALIZER SLLS526 – FEBRUARY 2002 D D D 100–400 Mbps Serial LVDS Data Payload Bandwidth at 10 MHz to 40 MHz System Clock Pin-Compatible Superset of NSM DS92LV1021/DS92LV1212 Chipset Serializer/Deserializer Power
|
Original
|
PDF
|
SN65LVDS1021/SN65LVDS1212
SLLS526
DS92LV1021/DS92LV1212
28-Pin
SN65LVDS1021
SLLS526
SN65LVDS1021DB
SN65LVDS1212
SN65LVDS1212DB
SN65LVDS1021
|
Untitled
Abstract: No abstract text available
Text: DS92LV1212 DS92LV1212 16-40 MHz 10-Bit Bus LVDS Random Lock Deserializer with Embedded Clock Recovery Literature Number: SNLS050 DS92LV1212 16-40 MHz 10-Bit Bus LVDS Random Lock Deserializer with Embedded Clock Recovery General Description Features The DS92LV1212 is an upgrade of the DS92LV1210. It
|
Original
|
PDF
|
DS92LV1212
DS92LV1212
10-Bit
SNLS050
DS92LV1210.
DS92LV1210
|
Untitled
Abstract: No abstract text available
Text: DS92LV1212 DS92LV1212 16-40 MHz 10-Bit Bus LVDS Random Lock Deserializer with Embedded Clock Recovery Literature Number: SNLS050 DS92LV1212 16-40 MHz 10-Bit Bus LVDS Random Lock Deserializer with Embedded Clock Recovery General Description Features The DS92LV1212 is an upgrade of the DS92LV1210. It
|
Original
|
PDF
|
DS92LV1212
DS92LV1212
10-Bit
SNLS050
DS92LV1210.
|
SLLS526A
Abstract: No abstract text available
Text: SN65LV1021/SN65LV1212 10 MHz TO 40 MHz, 10:1 LVDS SERIALIZER/DESERIALIZER SLLS526A – FEBRUARY 2002 – REVISED APRIL 2002 D D D D 100–400 Mbps Serial LVDS Data Payload Bandwidth at 10 MHz to 40 MHz System Clock Pin-Compatible Superset of NSM DS92LV1021/DS92LV1212
|
Original
|
PDF
|
SN65LV1021/SN65LV1212
SLLS526A
DS92LV1021/DS92LV1212
SN65LV1021
28-Pin
SN65LV1212
SLLS526A
|
serializer guide
Abstract: SLLS526E 8208 ns
Text: SN65LV1021/SN65LV1212 10-MHz TO 40-MHz, 10:1 LVDS SERIALIZER/DESERIALIZER SLLS526E – FEBRUARY 2002 – REVISED SEPTEMBER 2002 D D D D 100-Mbps to 400-Mbps Serial LVDS Data Payload Bandwidth at 10-MHz to 40-MHz System Clock Pin-Compatible Superset of NSM
|
Original
|
PDF
|
SN65LV1021/SN65LV1212
10-MHz
40-MHz,
SLLS526E
100-Mbps
400-Mbps
40-MHz
DS92LV1021/DS92LV1212
SN65LV1021
serializer guide
SLLS526E
8208 ns
|
40mhz receiver circuit
Abstract: No abstract text available
Text: SN65LV1021/SN65LV1212 10-MHz TO 40-MHz, 10:1 LVDS SERIALIZER/DESERIALIZER SLLS526F – FEBRUARY 2002 – REVISED NOVEMBER 2002 D D D D 100-Mbps to 400-Mbps Serial LVDS Data Payload Bandwidth at 10-MHz to 40-MHz System Clock Pin-Compatible Superset of NSM DS92LV1021/DS92LV1212
|
Original
|
PDF
|
SN65LV1021/SN65LV1212
10-MHz
40-MHz,
SLLS526F
100-Mbps
400-Mbps
40-MHz
DS92LV1021/DS92LV1212
SN65LV1021
40mhz receiver circuit
|
Untitled
Abstract: No abstract text available
Text: SN65LV1021 SN65LV1212 www.ti.com SLLS526G – FEBRUARY 2002 – REVISED DECEMBER 2005 10-MHz TO 40-MHz, 10:1 LVDS SERIALIZER/DESERIALIZER FEATURES • • • • • • • • • • DESCRIPTION 100-Mbps to 400-Mbps Serial LVDS Data Payload Bandwidth at 10-MHz to 40-MHz
|
Original
|
PDF
|
SN65LV1021
SN65LV1212
SLLS526G
10-MHz
40-MHz,
100-Mbps
400-Mbps
40-MHz
DS92LV1021/DS92LV1212
|
|
SLLS526C
Abstract: No abstract text available
Text: SN65LV1021/SN65LV1212† 10 MHz TO 40 MHz, 10:1 LVDS SERIALIZER/DESERIALIZER SLLS526C – FEBRUARY 2002 – REVISED MAY 2002 D D D D 100–400 Mbps Serial LVDS Data Payload Bandwidth at 10 MHz to 40 MHz System Clock Pin-Compatible Superset of NSM DS92LV1021/DS92LV1212
|
Original
|
PDF
|
SN65LV1021/SN65LV1212
SLLS526C
DS92LV1021/DS92LV1212
SN65LV1021
28-Pin
SN65LV1212
SLLS526C
|
lvds 40 pin pinout
Abstract: MO-150 SN65LV1021 SN65LV1021DB SN65LV1212 SN65LV1212DB SN65LVDS1021 SN65LVDS1212 SLLS526F
Text: SN65LV1021/SN65LV1212 10-MHz TO 40-MHz, 10:1 LVDS SERIALIZER/DESERIALIZER SLLS526F – FEBRUARY 2002 – REVISED NOVEMBER 2002 D D D D 100-Mbps to 400-Mbps Serial LVDS Data Payload Bandwidth at 10-MHz to 40-MHz System Clock Pin-Compatible Superset of NSM DS92LV1021/DS92LV1212
|
Original
|
PDF
|
SN65LV1021/SN65LV1212
10-MHz
40-MHz,
SLLS526F
100-Mbps
400-Mbps
40-MHz
DS92LV1021/DS92LV1212
28-Pin
lvds 40 pin pinout
MO-150
SN65LV1021
SN65LV1021DB
SN65LV1212
SN65LV1212DB
SN65LVDS1021
SN65LVDS1212
SLLS526F
|
Untitled
Abstract: No abstract text available
Text: SN65LV1021 SN65LV1212 www.ti.com SLLS526G – FEBRUARY 2002 – REVISED DECEMBER 2005 10-MHz TO 40-MHz, 10:1 LVDS SERIALIZER/DESERIALIZER FEATURES • • • • • • • • • • DESCRIPTION 100-Mbps to 400-Mbps Serial LVDS Data Payload Bandwidth at 10-MHz to 40-MHz
|
Original
|
PDF
|
SN65LV1021
SN65LV1212
SLLS526G
10-MHz
40-MHz,
100-Mbps
400-Mbps
40-MHz
DS92LV1021/DS92LV1212
|
MO-150
Abstract: SN65LV1021 SN65LV1021DB SN65LV1212 SN65LV1212DB SN65LVDS1021 SN65LVDS1212
Text: SN65LV1021/SN65LV1212 10-MHz TO 40-MHz, 10:1 LVDS SERIALIZER/DESERIALIZER SLLS526F – FEBRUARY 2002 – REVISED NOVEMBER 2002 D D D D 100-Mbps to 400-Mbps Serial LVDS Data Payload Bandwidth at 10-MHz to 40-MHz System Clock Pin-Compatible Superset of NSM DS92LV1021/DS92LV1212
|
Original
|
PDF
|
SN65LV1021/SN65LV1212
10-MHz
40-MHz,
SLLS526F
100-Mbps
400-Mbps
40-MHz
DS92LV1021/DS92LV1212
28-Pin
MO-150
SN65LV1021
SN65LV1021DB
SN65LV1212
SN65LV1212DB
SN65LVDS1021
SN65LVDS1212
|
Untitled
Abstract: No abstract text available
Text: SN65LV1021 SN65LV1212 www.ti.com SLLS526G – FEBRUARY 2002 – REVISED DECEMBER 2005 10-MHz TO 40-MHz, 10:1 LVDS SERIALIZER/DESERIALIZER FEATURES • • • • • • • • • • DESCRIPTION 100-Mbps to 400-Mbps Serial LVDS Data Payload Bandwidth at 10-MHz to 40-MHz
|
Original
|
PDF
|
SN65LV1021
SN65LV1212
SLLS526G
10-MHz
40-MHz,
100-Mbps
400-Mbps
40-MHz
DS92LV1021/DS92LV1212
|
MO-150
Abstract: SN65LV1021 SN65LV1021DB SN65LV1212 SN65LV1212DB SN65LVDS1021 SN65LVDS1212 SLLS526B
Text: SN65LV1021/SN65LV1212† 10 MHz TO 40 MHz, 10:1 LVDS SERIALIZER/DESERIALIZER SLLS526B – FEBRUARY 2002 – REVISED APRIL 2002 D D D D 100–400 Mbps Serial LVDS Data Payload Bandwidth at 10 MHz to 40 MHz System Clock Pin-Compatible Superset of NSM DS92LV1021/DS92LV1212
|
Original
|
PDF
|
SN65LV1021/SN65LV1212
SLLS526B
DS92LV1021/DS92LV1212
28-Pin
SN65LV1021
MO-150
SN65LV1021
SN65LV1021DB
SN65LV1212
SN65LV1212DB
SN65LVDS1021
SN65LVDS1212
SLLS526B
|
Untitled
Abstract: No abstract text available
Text: SN65LV1021/SN65LV1212 10-MHz TO 40-MHz, 10:1 LVDS SERIALIZER/DESERIALIZER SLLS526F – FEBRUARY 2002 – REVISED NOVEMBER 2002 D D D D 100-Mbps to 400-Mbps Serial LVDS Data Payload Bandwidth at 10-MHz to 40-MHz System Clock Pin-Compatible Superset of NSM DS92LV1021/DS92LV1212
|
Original
|
PDF
|
SN65LV1021/SN65LV1212
10-MHz
40-MHz,
SLLS526F
100-Mbps
400-Mbps
40-MHz
DS92LV1021/DS92LV1212
SN65LV1021
|
Untitled
Abstract: No abstract text available
Text: SN65LV1021 SN65LV1212 www.ti.com SLLS526G – FEBRUARY 2002 – REVISED DECEMBER 2005 10-MHz TO 40-MHz, 10:1 LVDS SERIALIZER/DESERIALIZER FEATURES • • • • • • • • • • DESCRIPTION 100-Mbps to 400-Mbps Serial LVDS Data Payload Bandwidth at 10-MHz to 40-MHz
|
Original
|
PDF
|
SN65LV1021
SN65LV1212
SLLS526G
10-MHz
40-MHz,
100-Mbps
400-Mbps
40-MHz
DS92LV1021/DS92LV1212
|
10-bit-serdes
Abstract: MO-150 SN65LV1021 SN65LV1021DB SN65LV1212 SN65LV1212DB SN65LVDS1021 SN65LVDS1212
Text: SN65LV1021/SN65LV1212 10-MHz TO 40-MHz, 10:1 LVDS SERIALIZER/DESERIALIZER SLLS526F – FEBRUARY 2002 – REVISED NOVEMBER 2002 D D D D 100-Mbps to 400-Mbps Serial LVDS Data Payload Bandwidth at 10-MHz to 40-MHz System Clock Pin-Compatible Superset of NSM DS92LV1021/DS92LV1212
|
Original
|
PDF
|
SN65LV1021/SN65LV1212
10-MHz
40-MHz,
SLLS526F
100-Mbps
400-Mbps
40-MHz
DS92LV1021/DS92LV1212
28-Pin
10-bit-serdes
MO-150
SN65LV1021
SN65LV1021DB
SN65LV1212
SN65LV1212DB
SN65LVDS1021
SN65LVDS1212
|
SN65LV1021
Abstract: SN65LV1021DB SN65LV1021DBG4 SN65LV1021DBR SN65LV1212 SN65LV1212DB SN65LVDS1021 SN65LVDS1212
Text: SN65LV1021 SN65LV1212 www.ti.com SLLS526G – FEBRUARY 2002 – REVISED DECEMBER 2005 10-MHz TO 40-MHz, 10:1 LVDS SERIALIZER/DESERIALIZER FEATURES • • • • • • • • • • DESCRIPTION 100-Mbps to 400-Mbps Serial LVDS Data Payload Bandwidth at 10-MHz to 40-MHz
|
Original
|
PDF
|
SN65LV1021
SN65LV1212
SLLS526G
10-MHz
40-MHz,
100-Mbps
400-Mbps
40-MHz
DS92LV1021/DS92LV1212
SN65LV1021
SN65LV1021DB
SN65LV1021DBG4
SN65LV1021DBR
SN65LV1212
SN65LV1212DB
SN65LVDS1021
SN65LVDS1212
|