MARKING NXP TSSOP8 PACKAGE Search Results
MARKING NXP TSSOP8 PACKAGE Result Highlights (5)
Part | ECAD Model | Manufacturer | Description | Download | Buy |
---|---|---|---|---|---|
54ACT825/QKA |
![]() |
54ACT825/QKA - Dual marked (5962-9161101MKA), D-Type Flip-Flop, 5V, 24-CFP |
![]() |
![]() |
|
TPH9R00CQH |
![]() |
MOSFET, N-ch, 150 V, 64 A, 0.009 Ohm@10V, SOP Advance / SOP Advance(N) |
![]() |
||
TPH1R306PL |
![]() |
N-ch MOSFET, 60 V, 100 A, 0.00134 Ω@10 V, SOP Advance / SOP Advance(N) |
![]() |
||
TPH9R00CQ5 |
![]() |
N-ch MOSFET, 150 V, 64 A, 0.009 Ω@10 V, High-speed diode, SOP Advance / SOP Advance(N) |
![]() |
||
TPHR8504PL |
![]() |
N-ch MOSFET, 40 V, 150 A, 0.00085 Ω@10 V, SOP Advance / SOP Advance(N) |
![]() |
MARKING NXP TSSOP8 PACKAGE Datasheets Context Search
Catalog Datasheet | Type | Document Tags | |
---|---|---|---|
5V06UContextual Info: PESD5V0L6UAS; PESD5V0L6US Low capacitance 6-fold ESD protection diode arrays Rev. 03 — 18 August 2009 Product data sheet 1. Product profile 1.1 General description Low capacitance 6-fold ESD protection diode arrays in small plastic packages designed to protect up to six transmission or data lines from the damage caused by ElectroStatic |
Original |
OT505-1 OT96-1 5V06U | |
NXP G2XM EPC
Abstract: G2XM NXP EPC UCODE G2X NXP UCODE G2XM J122 transistor SOT1040AB2 SL3S1002FTT sot1122 SL3S1202FTB1 SOT-1122
|
Original |
SL3ICS1002/1202 NXP G2XM EPC G2XM NXP EPC UCODE G2X NXP UCODE G2XM J122 transistor SOT1040AB2 SL3S1002FTT sot1122 SL3S1202FTB1 SOT-1122 | |
Contextual Info: PESD5V0L7BAS; PESD5V0L7BS Low capacitance 7-fold bidirectional ESD protection diode arrays Rev. 4 — 23 June 2010 Product data sheet 1. Product profile 1.1 General description Low capacitance 7-fold bidirectional ESD protection diode arrays in small plastic |
Original |
OT505-1 OT96-1 | |
5V07BContextual Info: PESD5V0L7BAS; PESD5V0L7BS Low capacitance 7-fold bidirectional ESD protection diode arrays Rev. 4 — 23 June 2010 Product data sheet 1. Product profile 1.1 General description Low capacitance 7-fold bidirectional ESD protection diode arrays in small plastic |
Original |
OT505-1 OT96-1 5V07B | |
74HC126
Abstract: 74HC2G126 74HC2G126DC 74HC2G126DP 74HCT126 74HCT2G126 74HCT2G126DC 74HCT2G126DP
|
Original |
74HC2G126; 74HCT2G126 74HCT2G126 74HC126 74HCT126. JESD22-A114F HCT2G126 74HC2G126 74HC2G126DC 74HC2G126DP 74HCT126 74HCT2G126DC 74HCT2G126DP | |
PESD5V0L7BAS
Abstract: marking nxp TSSOP8 package
|
Original |
OT505-1 OT96-1 PESD5V0L7BAS marking nxp TSSOP8 package | |
VSSOP8
Abstract: JESD22-A114E MO-187
|
Original |
XC7WH14 XC7WH14 JESD22-A114E JESD22-A115-A JESD22-C101C VSSOP8 MO-187 | |
VSSOP8
Abstract: 74LVC2G32 74LVC2G32DC 74LVC2G32DP 74LVC2G32GM 74LVC2G32GT MO-187
|
Original |
74LVC2G32 74LVC2G32 VSSOP8 74LVC2G32DC 74LVC2G32DP 74LVC2G32GM 74LVC2G32GT MO-187 | |
74LVC2G32
Abstract: 74LVC2G32DC 74LVC2G32DP 74LVC2G32GM 74LVC2G32GT MO-187 VSSOP8
|
Original |
74LVC2G32 74LVC2G32 74LVC2G32DC 74LVC2G32DP 74LVC2G32GM 74LVC2G32GT MO-187 VSSOP8 | |
Contextual Info: 74LVC2G08 Dual 2-input AND gate Rev. 07 — 3 March 2008 Product data sheet 1. General description The 74LVC2G08 provides a 2-input AND gate function. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of the 74LVC2G08 as a translator in a mixed 3.3 V and 5 V environment. |
Original |
74LVC2G08 74LVC2G08 | |
JESD22-A114E
Abstract: MO-187 XC7WH126
|
Original |
XC7WH126 XC7WH126 JESD22-A114E: JESD22-A115-A: JESD22-C101C: JESD22-A114E MO-187 | |
74AHC2G08
Abstract: 74AHC2G08DC 74AHC2G08DP 74AHCT2G08 74AHCT2G08DC 74AHCT2G08DP JESD22-A114E
|
Original |
74AHC2G08; 74AHCT2G08 74AHCT2G08 JESD22-A114E JESD22-A115-A JESD22-C101C 74AHC2G08DP 74AHC2G08 74AHC2G08DC 74AHC2G08DP 74AHCT2G08DC 74AHCT2G08DP | |
hct nxp
Abstract: 74HCT2G86DC 74HCT2G86DP JESD22-A114E 74HC2G86 74HC2G86DC 74HC2G86DP 74HCT2G86
|
Original |
74HC2G86; 74HCT2G86 74HC2G86 74HCT2G86 JESD22-A114E JESD22-A115-A HCT2G86 hct nxp 74HCT2G86DC 74HCT2G86DP 74HC2G86DC 74HC2G86DP | |
74HC3G04DP
Abstract: 74HC3G04 74HC3G04DC 74HC3G04GD 74HCT3G04 74HCT3G04DC 74HCT3G04DP 74HCT3G04GD JESD22-A114E
|
Original |
74HC3G04; 74HCT3G04 74HC3G04 74HCT3G04 JESD22-A114E JESD22-A115-A HCT3G04 74HC3G04DP 74HC3G04DC 74HC3G04GD 74HCT3G04DC 74HCT3G04DP 74HCT3G04GD | |
|
|||
74AHC3G04
Abstract: 74AHC3G04DC 74AHC3G04DP 74AHCT3G04 74AHCT3G04DC 74AHCT3G04DP JESD22-A114E
|
Original |
74AHC3G04; 74AHCT3G04 74AHCT3G04 JESD22-A114E JESD22-A115-A JESD22-C101C 74AHC3G04DP 74AHC3G04 74AHC3G04DC 74AHC3G04DP 74AHCT3G04DC 74AHCT3G04DP | |
74HC2G02
Abstract: 74HC2G02DC 74HC2G02DP 74HCT2G02 74HCT2G02DC 74HCT2G02DP JESD22-A114E
|
Original |
74HC2G02; 74HCT2G02 74HC2G02 74HCT2G02 JESD22-A114E JESD22-A115-A HCT2G02 74HC2G02DC 74HC2G02DP 74HCT2G02DC 74HCT2G02DP | |
diode marking u34
Abstract: marking code u34 VSSOP8 74HC3G34 74HC3G34DC 74HC3G34DP 74HCT3G34 74HCT3G34DC 74HCT3G34DP JESD22-A114E
|
Original |
74HC3G34; 74HCT3G34 74HCT3G34 JESD22-A114E JESD22-A115-A HCT3G34 diode marking u34 marking code u34 VSSOP8 74HC3G34 74HC3G34DC 74HC3G34DP 74HCT3G34DC 74HCT3G34DP | |
Contextual Info: 74LVC2G02 Dual 2-input NOR gate Rev. 06 — 22 February 2008 Product data sheet 1. General description The 74LVC2G02 provides a 2-input NOR gate function. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in a mixed 3.3 V and 5 V environment. |
Original |
74LVC2G02 74LVC2G02 | |
74LVC2G08
Abstract: 74LVC2G08DC 74LVC2G08DP 74LVC2G08GM 74LVC2G08GT MO-187 VSSOP8
|
Original |
74LVC2G08 74LVC2G08 74LVC2G08DC 74LVC2G08DP 74LVC2G08GM 74LVC2G08GT MO-187 VSSOP8 | |
74LVC2G00
Abstract: 74LVC2G00DC 74LVC2G00DP 74LVC2G00GM 74LVC2G00GT MO-187
|
Original |
74LVC2G00 74LVC2G00 74LVC2G00DC 74LVC2G00DP 74LVC2G00GM 74LVC2G00GT MO-187 | |
Contextual Info: 74LVC2G00 Dual 2-input NAND gate Rev. 06 — 20 February 2008 Product data sheet 1. General description The 74LVC2G00 provides a 2-input NAND gate function. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in a mixed 3.3 V and 5 V environment. |
Original |
74LVC2G00 74LVC2G00 | |
Contextual Info: 74LVC2G38 Dual 2-input NAND gate; open drain Rev. 06 — 19 February 2008 Product data sheet 1. General description The 74LVC2G38 provides a 2-input NAND function. The outputs of the 74LVC2G38 devices are open-drain and can be connected to other open-drain outputs to implement active-LOW, wired-OR or active-HIGH wired-AND |
Original |
74LVC2G38 74LVC2G38 | |
74HCT2G125DP
Abstract: 74HC125 74HC2G125 74HC2G125DC 74HC2G125DP 74HCT125 74HCT2G125 74HCT2G125DC JESD22-A114E VSSOP8
|
Original |
74HC2G125; 74HCT2G125 74HCT2G125 74HC125 74HCT125. JESD22-A114E HCT2G125 74HCT2G125DP 74HC2G125 74HC2G125DC 74HC2G125DP 74HCT125 74HCT2G125DC VSSOP8 | |
SOT996-2
Abstract: 74AHC2G00 74AHC2G00DC 74AHC2G00DP 74AHCT2G00 74AHCT2G00DC 74AHCT2G00DP JESD22-A114E
|
Original |
74AHC2G00; 74AHCT2G00 74AHCT2G00 JESD22-A114E JESD22-A115-A JESD22-C101C 74AHC2G00DP SOT996-2 74AHC2G00 74AHC2G00DC 74AHC2G00DP 74AHCT2G00DC 74AHCT2G00DP |