MOLDED SOJ V34 Search Results
MOLDED SOJ V34 Result Highlights (4)
Part | ECAD Model | Manufacturer | Description | Download | Buy |
---|---|---|---|---|---|
TTC5886A |
![]() |
NPN Bipolar Transistor / VCEO=50 V / IC=5 A / hFE=400~1000 / VCE(sat)=0.22 V / tf=120 ns / New PW-Mold |
![]() |
||
TTC023 |
![]() |
NPN Bipolar Transistor / VCEO=120 V / IC=3 A / hFE=120~240 / VCE(sat)=0.19 V / tf=170 ns / New PW-Mold |
![]() |
||
TTA2097 |
![]() |
PNP Bipolar Transistor / VCEO=-50 V / IC=-5 A / hFE=200~500 / VCE(sat)=-0.27 V / tf=60 ns / New PW-Mold |
![]() |
||
TTA014 |
![]() |
PNP Bipolar Transistor / VCEO=-120 V / IC=-2.5 A / hFE=120~240 / VCE(sat)=-0.35 V / tf=65 ns / New PW-Mold |
![]() |
MOLDED SOJ V34 Datasheets Context Search
Catalog Datasheet | Type | Document Tags | |
---|---|---|---|
soj 36
Abstract: V28 Package SOJ 24 diode in 400 Molded SOJ V34 V32 Package
|
Original |
20-Lead 300-Mil) 24-Lead 28-Lead 400-Mil) 32-Lead soj 36 V28 Package SOJ 24 diode in 400 Molded SOJ V34 V32 Package | |
Molded SOJ V34Contextual Info: Package Diagram Plastic Small Outline J - Bend 20-Lead 300-Mil Molded SOJ V5 24-Lead (300-Mil) Molded SOJ V13 1 Package Diagram 28-Lead (300-Mil) Molded SOJ V21 28-Lead (400-Mil) Molded SOJ V28 2 Package Diagram 32-Lead (300-Mil) Molded SOJ V32 32-Lead (400-Mil) Molded SOJ V33 |
Original |
20-Lead 300-Mil) 24-Lead 28-Lead 400-Mil) 32-Lead Molded SOJ V34 | |
Contextual Info: Package Diagram Plastic Small Outline J - Bend 20-Lead 300-Mil Molded SOJ V5 51-85029-A 24-Lead (300-Mil) Molded SOJ V13 51-85030-A 1 Package Diagram 28-Lead (300-Mil) Molded SOJ V21 51-85031-B 28-Lead (400-Mil) Molded SOJ V28 51-85032-A 2 Package Diagram |
Original |
20-Lead 300-Mil) 1-85029-A 24-Lead 1-85030-A 28-Lead 51-85031-B | |
soj 36
Abstract: 51-85041-A 85031 SOJ 24 V28 Package V32 Package V36 Package 51-85082-B 300MIL
|
Original |
20-Lead 300-Mil) 1-85029-A 24-Lead 1-85030-A 28-Lead 51-85031-B soj 36 51-85041-A 85031 SOJ 24 V28 Package V32 Package V36 Package 51-85082-B 300MIL | |
CY7C1041B-15ZXI
Abstract: CY7C1041B cy7c1041b-15vxi CY7C1041B-15ZXC
|
Original |
CY7C1041B I/O15) I/O15oducts CY7C1041B CY7C1041B-15ZXI cy7c1041b-15vxi CY7C1041B-15ZXC | |
CY7C1041B-15ZXI
Abstract: CY7C1041B TSOP Type II cy7c1041b-15vxi CY7C1041B-15ZXC CY7C1041B15ZXI CY7C1041B-15VXC
|
Original |
CY7C1041B I/O15) I/O15nents CY7C1041B CY7C1041B-15ZXI TSOP Type II cy7c1041b-15vxi CY7C1041B-15ZXC CY7C1041B15ZXI CY7C1041B-15VXC | |
CY7C1021B-12ZXC
Abstract: CY7C10211B CY7C1021B CY7C1021B-12VXI
|
Original |
CY7C1021B CY7C10211B I/O16) CY7C1021B/CY7C10211B CY7C1021B-12ZXC CY7C10211B CY7C1021B CY7C1021B-12VXI | |
CY7C1041BV33-15ZC
Abstract: CY7C1041BV33
|
Original |
CY7C1041BV33 I/O15) CY7C1041BV33-15ZC CY7C1041BV33 | |
CY7C1021CV33-10ZC
Abstract: CY7C1021BV33 CY7C1021CV33 TSOP 48 thermal resistance TSOP 48 thermal resistance junction to case CY7C1021CV33-10VXI FBGA PACKAGE thermal resistance
|
Original |
CY7C1021CV33 CY7C1021CV33 CY7C1021BV33 44-pin 400-mil 48-ball CY7C1021CV33-10ZC CY7C1021BV33 TSOP 48 thermal resistance TSOP 48 thermal resistance junction to case CY7C1021CV33-10VXI FBGA PACKAGE thermal resistance | |
CY7C1041BV33
Abstract: CY7C1041BV33-15ZC
|
Original |
041BV33 CY7C1041BV33 I/O15) CY7C1041BV33 CY7C1041BV33-15ZC | |
CY7C1041CV33-10BAXI
Abstract: Ba48b CY7C1041CV33-12ZXC Application of Z44 CY7C1041CV33-12VXI CY7C1041CV33-15VXI CY7C1041CV33-10ZXI CY7C1041CV3315VXI
|
Original |
CY7C1041CV33 CY7C1041BV33 CY7C1041CV33 CY7C1042CV33 20-ns CY7C1041CV33-10BAXI Ba48b CY7C1041CV33-12ZXC Application of Z44 CY7C1041CV33-12VXI CY7C1041CV33-15VXI CY7C1041CV33-10ZXI CY7C1041CV3315VXI | |
CY7C1041Contextual Info: PRELIMINARY CY7C1041 256K x 16 Static RAM Features written into the location specified on the address pins A0 through A17 . If byte high enable (BHE) is LOW, then data from I/O pins (I/O8 through I/O 15) is written into the location specified on the address pins (A0 through A 17). |
Original |
CY7C1041 CY7C1041 | |
7C1041-15
Abstract: Molded SOJ V34 7C1041-12 CY7C1041
|
Original |
CY7C1041 I/O15) 7C1041-15 Molded SOJ V34 7C1041-12 CY7C1041 | |
CY7C1041B-12ZC
Abstract: CY7C1041B-15VC CY7C1041B
|
Original |
1CY7C1041B CY7C1041B I/O15) CY7C1041B-12ZC CY7C1041B-15VC CY7C1041B | |
|
|||
CY7C1041BV33
Abstract: CY7C1041BV33-12ZC CY7C1041BV33-15ZC 25-ZI
|
Original |
041BV33 CY7C1041BV33 I/O15) CY7C1041BV33 CY7C1041BV33-12ZC CY7C1041BV33-15ZC 25-ZI | |
7C1041
Abstract: CY7C1041B 1041B-3 1041B-6
|
Original |
CY7C1041B I/O15) 7C1041 CY7C1041B 1041B-3 1041B-6 | |
CY7C1021BV33Contextual Info: 021BV33 CY7C1021BV33 64K x 16 Static RAM Writing to the device is accomplished by taking Chip Enable CE and Write Enable (WE) inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O1 through I/O8), is written into the location specified on the address pins (A0 |
Original |
021BV33 CY7C1021BV33 I/O16) CY7C1021BV33 | |
CY7C1021BV33Contextual Info: 021BV33 CY7C1021BV33 64K x 16 Static RAM Features Writing to the device is accomplished by taking Chip Enable CE and Write Enable (WE) inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O1 through I/O8), is written into the location specified on the address pins (A0 |
Original |
021BV33 CY7C1021BV33 I/O16) CY7C1021BV33 | |
CY7C1021BV
Abstract: CY7C1021BV33
|
Original |
1CY7C1021BV33 CY7C1021BV33 I/O16) CY7C1021BV CY7C1021BV33 | |
CY7C1041Contextual Info: 041 CY7C1041 256K x 16 Static RAM Features written into the location specified on the address pins A0 through A17 . If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O8 through I/O15) is written into the location specified on the address pins (A0 through A17). |
Original |
CY7C1041 I/O15) CY7C1041 | |
7c1041
Abstract: CY7C1041
|
OCR Scan |
CY7C1041 7c1041 CY7C1041 | |
CY7C1041V33
Abstract: 1041V33
|
Original |
CY7C1041V33 I/O15) CY7C1041V33 1041V33 | |
Contextual Info: 33 CY7C1041BV33 PRELIMINARY 256K x 16 Static RAM Features written into the location specified on the address pins A0 through A17 . If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O 8 through I/O15) is written into the location specified on the address pins (A0 through A17). |
Original |
CY7C1041BV33 I/O15) | |
15BAIContextual Info: 33 CY7C1021BV33 PRELIMINARY 64K x 16 Static RAM Features Writing to the device is accomplished by taking Chip Enable CE and Write Enable (WE) inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O 1 through I/O8), is written into the location specified on the address pins (A0 |
Original |
CY7C1021BV33 44-pin 400-mil 48-Ball 15BAI |