PLS11016 Search Results

Contextual Info: Lattice pLSI 1016/883 programmable Large Scale Integration High-Density Programmable Logic Features Functional Block Diagram • PROGRAMMABLE HIGH-DENSITY LOGIC — — — — — MIL-STD-883 Version of the pLS11016 High-Speed Global Interconnects 32 I/O Pins, Four Dedicated Inputs

isplsi device layout

Contextual Info: 4 Specifications ispLSI and pLS11016 Lattice ispLSI and pLSI 1016 \Sem iconductor High-Density Program m able Logic I Corporation Functional Block Diagram Features HIGH-DENSITY PROGRAMMABLE LOGIC — High-Speed Global Interconnect — 2000 PLD Gates — 32 I/O Pins, Four Dedicated Inputs

Contextual Info: L a tti pp \J pLS11016 Droarammable Intearation programmable Larae Large Scale Integration High-Density Programmable Logic Features Functional Block Diagram • PROGRAMMABLE HIGH-DENSITY LOGIC — — — — — Member of Lattice's pLSI Family High-Speed Global Interconnects

Contextual Info: l a tt ic e sem ico nducto r 4bE D • SBAfalMI G Q D m m h BILAT p L S r 1016 ü lL a ttic e programmable Large Scale Integration T -Ÿ é /' Ÿ Û ' wu.»ir.q r j ^ ■ ä ü ä a a iü ä Feature Ÿ a • PROGRAMMABLE HIGH DENSITY LOGIC —• Member of Lattice's pLSI Family

Contextual Info: pLs/81016 I a ttirp m \ß W l li I w Droarammable Intearation programmable Larae Large Scale Integration High-Density Programmable Logic Functional Block Diagram Features • PROGRAMMABLE HIGH-DENSITY LOGIC — — — — — Member of Lattice’s pLSI Family

Contextual Info: Lattice' ispLSI and pLSI 1016 | Semiconductor I Corporation High-Density Programmable Logic Functional Block Diagram Features HIGH-DENSITY PROGRAMMABLE LOGIC — High-Speed Global Interconnect — 2000 PLD Gates — 32 I/O Pins, Four Dedicated Inputs — 96 Registers

Contextual Info: pLsr 1024 I attirp I III W programmable Large Scale Integration Features Functional Block Diagram • PROGRAMMABLE HIGH DENSITY LOGIC — — — — — Member of Lattice's pLSI Family High Speed Global Interconnects 48 I/O Pins, Six Dedicated Inputs 144 Registers

PLSI 1016-60LJ

Contextual Info: RPR 2 2 1993 pLSÌ 1016 Lattice programmable Large Scale Integration High-Density Programmable Logic Features Functional Block Diagram • PROGRAMMABLE HIGH-DENSITY LOGIC — — — — — Member of Lattice’s pLSI Family High-Speed Global Interconnects

Contextual Info: p L S r 1048 programmable Large Scale Integration Features J Functional Block Diagram • PROGRAMMABLE HIGH DENSITY LOGIC — — — — — Member of Lattice's pLSI Family High Speed Global Interconnects 96 I/O Pins, Ten Dedicated Inputs 288 Registers Wide Input Gating for Fast Counters, State

Contextual Info: «P° «S 199? 1032 pLSI Lattine V i &« I w W programmable Large Sea Scale Integration Features Functional Block Diagram • PROGRAMMABLE HIGH DENSITY LOGIC — — — — — Member of Lattice’s pLSI Family High Speed Global Interconnects 64 I/O Pins, Eight Dedicated Inputs

Contextual Info: I a tti PP !^ h C I H l W w ispLSI ' 1016/883 in-system programmable Large Scale Integration High-Density Programmable Logic Functional Block D iagram Features • IN-SYSTEM PROGRAM M ABLE HIGH-DENSITY LOGIC — — — — — — M IL-STD-883 Version of th e pLS11016

Contextual Info: LATTICE SEMIC ON DU CT OR 4bE D 536 ^4=1 aQQlSb2 b » L A T ispLS r 1016 illL a ìtic e in*system programmable Large Scale Integration •■■■I Feature ■ - 7~?é~ff-07 iiOam Functional Block; Diagrarri'»^^- m • In-system programmable HIGH DENSITY LOGIC

plsi1016

Abstract: 1016j ispLSI1016 1016E
Contextual Info: Lattice* ispLSI andpLSI 1016E “ ; Semiconductor •■■Corporation High-Density Programmable Logic Features Functional Block Diagram • HIGH-DENSITY PROGRAMMABLE LOGIC — 2000 PLD Gates — 32 I/O Pins, Four Dedicated Inputs — 96 Registers — High-Speed Global Interconnect

LCP-10

Abstract: D018 101690LJ
Contextual Info: Lattice p L S I Features a n d i" 1 0 1 6 H □ Logic Array □ H □ B5 GLB no B3l B2l b TI Global Routing Pool GRP B0 ML CLK • ispLSI OFFERS THE FOLLOWING ADDED FEATURES — In-System Programmable 5-Volt Only — Change Logic and Interconnects "On-the-Fly" in

Contextual Info: Lattice p L S r 1016 programmable Large Scale Integration High-Density Programmable Logic Functional Block Diagram Features • PROGRAMMABLE HIGH-DENSITY LOGIC — Member of Lattice’s pLSI Family — High-Speed Global Interconnects — 32 I/O Pins, Four Dedicated Inputs

Contextual Info: Lattice is p L S _ _ _ _ Semiconductor • ■ ■ ■ Corporation r a n d p L S Im 1 0 1 6 E High-Density Programmable Logic Features Functional Block Diagram • HIGH DENSITY PROGRAMMABLE LOGIC — — — — — 2000 PLD Gates 32 I/O Pins, Four Dedicated Inputs

AL048

Contextual Info: 4bE D LATTICE SEMICON DUC TOR iiiLattice m SaôbTMS 0001434 a B ILAT p L S r 1032 programmable Large Scale Integration _ Pft'-/Ÿ-OŸ •■■■■■ m mfn • PROGRAMMABLE HIGH DENSITY LOGIC I — fmax = 80 MHz Maximum Operating Frequency — tpd = 15 ns Propagation Delay

Contextual Info: LATTICE SEMICONDUCTOR 4bE D il a t t ir p mL a C l « l i I w • SBfibTHT OÜOlMûb S ■ LAT pLSr 1024 w program m able Large Scale Integration : : : : T - v é - z i- ô « ? — Functional Block? Diagram* ¿m □ • PROGRAMMABLE HIGH DENSITY LOGIC — Member of Lattice’s pLSI Family

Contextual Info: p L S r 1024 Lattice programmable Large Scale Integration Functional Block Diagram Features • PROGRAMMABLE HIGH DENSITY LOGIC — Member of Lattice’s pLSI Family — High Speed Global Interconnects — 48 I/O Pins, Six Dedicated Inputs — 144 Registers

PLSI 1016-60LJ

Abstract: lattice 1016-60LJ 1016-60LJI LSI1016 1016-60LT44 PLS11016
Contextual Info: Lattice is p L S I Semiconductor Corporation a n d p L S I 1 1 6 High-Density Programmable Logic Features • d lB R I B B E I I d l i H i l B ü l • HIGH-DENSITY PROGRAMMABLE LOGIC — High-Speed Global Interconnect — 2000 PLD Gates — 32 I/O Pins, Four Dedicated Inputs

O31P

Abstract: ISPLSI1016-60LT LS11016 PLSI1016
Contextual Info: Lattice ispLSI* and pLSI ' 1016 ; " Semiconductor •■■Corporation High-Density Programmable Logic Features Functional Block Diagram • HIGH-DENSITY PROGRAMMABLE LOGIC — High-Speed Global Interconnect — 2000 PLD Gates — 32 I/O Pins, Four Dedicated Inputs

Qps ext term

Abstract: lsi1016 pls11016 lattice 1996
Contextual Info: Lattice ispLSI and pLSI 1016 J Semiconductor ! • Corporation High-Density Programmable Logic Functional Block Diagram Features • HIGH-DENSITY PROGRAMMABLE LOGIC — High-Speed Global Interconnect — 2000 PLD Gates — 32 I/O Pins, Four Dedicated Inputs

0002B16

Contextual Info: LAT T IC E S E M I C O N D U C T O R bflE D Lattice High-Density Programmable Logic Functional Block Diagram • PROGRAMMABLE AND IN-SYSTEM PROGRAMMABLE HIGH DENSITY LOGIC — High-Speed Global Interconnect — 2000 PLD Gates — 32 I/O Pins, Four Dedicated Inputs

Contextual Info: pLSr 1032 Lattice programmable Large Scale Integration Functional Block Diagram Features • PROGRAMMABLE HIGH DENSITY LOGIC — — — — — Member of Lattice’s pLSI Family High Speed Global Interconnects 64 I/O Pins, Eight Dedicated Inputs 192 Registers