PIPELINED SYNC SRAM Search Results
PIPELINED SYNC SRAM Datasheets Context Search
| Catalog Datasheet | Type | Document Tags | |
|---|---|---|---|
|
Contextual Info: THIS SPEC IS OBSOLETE Spec No:38-05686 Spec Title:CY7C1368C 9-MBIT 256 K X 32 PIPELINED DCD SYNC SRAM Sunset Owner:Jayasree Nayar (NJY) Replaced by: None CY7C1368C 9-Mbit (256 K x 32) Pipelined DCD Sync SRAM 9-Mbit (256 K × 32) Pipelined DCD Sync SRAM |
Original |
CY7C1368C CY7C1368C 32-bit 250-MHz | |
|
Contextual Info: CY7C1328G 4-Mbit 256 K x 18 Pipelined DCD Sync SRAM 4-Mbit (256 K × 18) Pipelined DCD Sync SRAM Features Functional Description • Registered inputs and outputs for pipelined operation ■ Optimal for performance (double-cycle deselect) ❐ Depth expansion without wait state |
Original |
CY7C1328G 133-MHz | |
|
Contextual Info: CY7C1328G 4-Mbit 256 K x 18 Pipelined DCD Sync SRAM 4-Mbit (256 K × 18) Pipelined DCD Sync SRAM Features Functional Description • Registered inputs and outputs for pipelined operation ■ Optimal for performance (double-cycle deselect) ❐ Depth expansion without wait state |
Original |
CY7C1328G 133-MHz | |
|
Contextual Info: CY7C1328G 4-Mbit 256 K x 18 Pipelined DCD Sync SRAM 4-Mbit (256 K × 18) Pipelined DCD Sync SRAM Features Functional Description • Registered inputs and outputs for pipelined operation ■ Optimal for performance (double-cycle deselect) ❐ Depth expansion without wait state |
Original |
CY7C1328G CY7C1328G | |
CY7C1328G
Abstract: CY7C1328G-133AXI
|
Original |
CY7C1328G 250-MHz 100-pin CY7C1328G CY7C1328G-133AXI | |
|
Contextual Info: CY7C1328G 4-Mbit 256 K x 18 Pipelined DCD Sync SRAM 4-Mbit (256 K × 18) Pipelined DCD Sync SRAM Features Functional Description • Registered inputs and outputs for pipelined operation ■ Optimal for performance (double-cycle deselect) ❐ Depth expansion without wait state |
Original |
CY7C1328G CY7C1328G | |
|
Contextual Info: CY7C1440AV33 36-Mbit 1 M x 36 Pipelined Sync SRAM 36-Mbit (1 M × 36) Pipelined Sync SRAM Features Functional Description • Supports bus operation up to 250 MHz ■ Available speed grades are 250 and 167 MHz ■ Registered inputs and outputs for pipelined operation |
Original |
CY7C1440AV33 36-Mbit CY7C1440AV33 | |
|
Contextual Info: CY7C1480V33 72-Mbit 2 M x 36 Pipelined Sync SRAM 72-Mbit (2 M × 36) Pipelined Sync SRAM Functional Description Features • Supports bus operation up to 200 MHz ■ Available speed grades are 200 and 167 MHz ■ Registered inputs and outputs for pipelined operation |
Original |
CY7C1480V33 72-Mbit | |
|
Contextual Info: CY7C1347G 4-Mbit 128 K x 36 Pipelined Sync SRAM 4-Mbit (128 K × 36) Pipelined Sync SRAM Features Functional Description • Fully registered inputs and outputs for pipelined operation ■ 128 K × 36 common I/O architecture ■ 3.3 V core power supply (VDD) |
Original |
CY7C1347G CY7C1347G | |
psoc c code for ring counterContextual Info: CY7C1484BV33 72-Mbit 2 M x 36 Pipelined DCD Sync SRAM 72-Mbit (2 M × 36) Pipelined DCD Sync SRAM Features Functional Description • Supports bus operation up to 250 MHz ■ Available speed grade is 250 MHz ■ Registered inputs and outputs for pipelined operation |
Original |
CY7C1484BV33 72-Mbit CY7C1484BV33 psoc c code for ring counter | |
|
Contextual Info: CY7C1480V33 72-Mbit 2 M x 36 Pipelined Sync SRAM 72-Mbit (2 M × 36) Pipelined Sync SRAM Features Functional Description • Supports bus operation up to 200 MHz ■ Available speed grades are 200 and 167 MHz ■ Registered inputs and outputs for pipelined operation |
Original |
CY7C1480V33 72-Mbit CY7C1480V33 | |
AN1064
Abstract: CY7C1347G
|
Original |
CY7C1347G 100-pin 119-ball 165-ball AN1064 CY7C1347G | |
|
Contextual Info: CY7C1480V33 72-Mbit 2 M x 36 Pipelined Sync SRAM 72-Mbit (2 M × 36) Pipelined Sync SRAM Features Functional Description • Supports bus operation up to 200 MHz ■ Available speed grades are 200 and 167 MHz ■ Registered inputs and outputs for pipelined operation |
Original |
CY7C1480V33 72-Mbit CY7C1480V33 | |
|
Contextual Info: CY7C1364C 9-Mbit 256 K x 32 Pipelined Sync SRAM 9-Mbit (256 K × 32) Pipelined Sync SRAM Features Functional Description • Registered inputs and outputs for pipelined operation ■ 256 K × 32 common I/O architecture ■ 3.3 V core power supply (VDD) |
Original |
CY7C1364C CY7C1364C | |
|
|
|||
|
Contextual Info: CY7C1347G 4-Mbit 128 K x 36 Pipelined Sync SRAM 4-Mbit (128 K × 36) Pipelined Sync SRAM Functional Description Features • Fully registered inputs and outputs for pipelined operation ■ 128 K × 36 common I/O architecture ■ 3.3 V core power supply (VDD) |
Original |
CY7C1347G 100-pin 119-ball | |
|
Contextual Info: CY7C1347G 4-Mbit 128 K x 36 Pipelined Sync SRAM 4-Mbit (128 K × 36) Pipelined Sync SRAM Features Functional Description • Fully registered inputs and outputs for pipelined operation ■ 128 K × 36 common I/O architecture ■ 3.3 V core power supply (VDD) |
Original |
CY7C1347G CY7C1347G | |
|
Contextual Info: CY7C1484BV33 72-Mbit 2 M x 36 Pipelined DCD Sync SRAM 72-Mbit (2 M × 36) Pipelined DCD Sync SRAM Features Functional Description • Supports bus operation up to 250 MHz ■ Available speed grade is 250 MHz ■ Registered inputs and outputs for pipelined operation |
Original |
CY7C1484BV33 72-Mbit CY7C1484BV33 | |
|
Contextual Info: CY7C1444AV33 36-Mbit 1 M x 36 Pipelined DCD Sync SRAM 36-Mbit (1 M × 36) Pipelined DCD Sync SRAM Features Functional Description • Supports bus operation up to 167 MHz ■ Available speed grade is 167 MHz ■ Registered inputs and outputs for pipelined operation |
Original |
CY7C1444AV33 36-Mbit CY7C1444AV33 | |
|
Contextual Info: CY7C1484BV25 72-Mbit 2 M x 36 Pipelined DCD Sync SRAM 72-Mbit (2 M × 36) Pipelined DCD Sync SRAM Functional Description Features • Supports bus operation up to 250 MHz ■ Available speed grades are 250 MHz ■ Registered inputs and outputs for pipelined operation |
Original |
CY7C1484BV25 72-Mbit | |
|
Contextual Info: CY7C1328G 4-Mbit 256 K x 18 Pipelined DCD Sync SRAM 4-Mbit (256 K × 18) Pipelined DCD Sync SRAM Features Functional Description[1] • Registered inputs and outputs for pipelined operation ■ Optimal for performance (double-cycle deselect) ❐ Depth expansion without wait state |
Original |
CY7C1328G CY7C1328G | |
|
Contextual Info: CY7C1339G 4-Mbit 128 K x 32 Pipelined Sync SRAM 4-Mbit (128 K × 32) Pipelined Sync SRAM Features Functional Description[1] • Registered inputs and outputs for pipelined operation ■ 128 K × 32 common I/O architecture ■ 3.3 V core power supply (VDD) |
Original |
CY7C1339G CY7C1339G | |
|
Contextual Info: CY7C1480V33 72-Mbit 2 M x 36 Pipelined Sync SRAM 72-Mbit (2 M × 36) Pipelined Sync SRAM Features Functional Description • Supports bus operation up to 200 MHz ■ Available speed grades are 200 and 167 MHz ■ Registered inputs and outputs for pipelined operation |
Original |
CY7C1480V33 72-Mbit CY7C1480V33 | |
|
Contextual Info: CY7C1364CV33 9-Mbit 256 K x 32 Pipelined Sync SRAM 9-Mbit (256 K × 32) Pipelined Sync SRAM Features Functional Description • Registered inputs and outputs for pipelined operation ■ 256 K × 32 common I/O architecture ■ 3.3 V core power supply (VDD) |
Original |
CY7C1364CV33 CY7C1364CV33 | |
|
Contextual Info: CY7C1440AV33 36-Mbit 1 M x 36 Pipelined Sync SRAM 36-Mbit (1 M × 36) Pipelined Sync SRAM Features Functional Description • Supports bus operation up to 250 MHz ■ Available speed grades are 250 and 167 MHz ■ Registered inputs and outputs for pipelined operation |
Original |
CY7C1440AV33 36-Mbit CY7C1440AV33 | |