Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    PROGRAMMABLE ARRAY LOGIC Search Results

    PROGRAMMABLE ARRAY LOGIC Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    PAL22V10-12DM/B Rochester Electronics PAL20L10 - Electrically Erasable PAL Device Visit Rochester Electronics Buy
    PAL16L8-7PCS Rochester Electronics PAL16L8 - 20-Pin TTL Programmable Array Logic Visit Rochester Electronics Buy
    PAL16L8B-4MJ/BV Rochester Electronics PAL16L8B - 20 Pin TTL Programmable Array Logic Visit Rochester Electronics Buy
    EP1810GC-35 Rochester Electronics LLC UV PLD, 40ns, CMOS, CPGA68, WINDOWED, CERAMIC, PGA-68 Visit Rochester Electronics LLC Buy
    EP1810GI-45 Rochester Electronics LLC UV PLD, 50ns, CMOS, CPGA68, WINDOWED, CERAMIC, PGA-68 Visit Rochester Electronics LLC Buy

    PROGRAMMABLE ARRAY LOGIC Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    MC15

    Abstract: PZ5032 pal 16 macrocells pla macrocells SIGNAL PATH DESIGNER BUT30
    Text: Philips Semiconductors CoolRunner architecture overview array while the PLA array consist of a programmable AND array with a programmable OR array. The PAL array provides a high speed path through the array while the PLA array provides increased product term density.


    Original
    PDF

    DIN173

    Abstract: application of programmable array logic 20L10 PLUS173
    Text: Philips Semiconductors Programmable Logic Devices Product specification Programmable logic array 22 x 42 × 10 DESCRIPTION PLUS173–10 FEATURES The PLUS173–10 PLD is a high speed, combinatorial Programmable Logic Array. The Philips Semiconductors state-of-the-art


    Original
    PDF PLUS173 24-pin DIN173 NIN173 DIN173 application of programmable array logic 20L10

    16l8 JEDEC fuse

    Abstract: DIN153 Programmable Logic Array PLUS153-10N PLUS153 16L8 PLUS153-10A
    Text: Philips Semiconductors Programmable Logic Devices Product specification Programmable logic array 18 x 42 × 10 DESCRIPTION PLUS153–10 FEATURES The PLUS153–10 PLD is a high speed, combinatorial Programmable Logic Array. The Philips Semiconductors state-of-the-art


    Original
    PDF PLUS153 20-pin DIN153 NIN153 16l8 JEDEC fuse DIN153 Programmable Logic Array PLUS153-10N 16L8 PLUS153-10A

    XC2064

    Abstract: XC2000 XC2018
    Text:  XC2000 Logic Cell Array Family Product Specifications Features Description • Fully Field-Programmable: The Logic Cell Array LCA is a high density CMOS integrated circuit. Its user-programmable array architecture is made up of three types of configurable elements:


    Original
    PDF XC2000 XC2064 XC2000 XC2018

    xc4300

    Abstract: xc4310 XC4400 clb-1 XC4305 XC4000 XC4002A XC4004A 131C-3 XC4313
    Text: XC4300 HardWire Array Family  Product Specification Features Description • Mask-programmed versions of Programmable Logic The XC4300 HardWire Array are mask-programmed versions of the XC4000 programmable devices. In volume applications where the design is stable, the programmable


    Original
    PDF XC4300 XC4000 perfoC10 xc4310 XC4400 clb-1 XC4305 XC4002A XC4004A 131C-3 XC4313

    C3415

    Abstract: C3418 C3417 7C341-30 c341 transistor 84-PIN CY7C341 C3416 CY7C341-25HC 7C341-25
    Text: 41 CY7C341 192-Macrocell MAX EPLD Features • • • • • • Programmable Interconnect Array 192 macrocells in 12 logic array blocks LABs Eight dedicated inputs, 64 bidirectional I/O pins 0.8-micron double-metal CMOS EPROM technology Programmable interconnect array


    Original
    PDF CY7C341 192-Macrocell 84-pin CY7C341 384for C3415 C3418 C3417 7C341-30 c341 transistor C3416 CY7C341-25HC 7C341-25

    Maximize

    Abstract: signal path designer namics
    Text: Architectures and Technologies for FPGAs Introduction ranged in a rectangular array as in the gate array The FPGA Field Programmable Gate Array is the routing channel so that multiple interconnect wires newest concept in programmable logic. Previously can run vertically and horizontally across the chip.


    Original
    PDF

    ic D flip flop 7474

    Abstract: IC 7474 truthtable philips for ic 7474 7474 D flip-flop circuit diagram PLHS502 7474 D flip-flop IC 7474 flipflop pin DIAGRAM OF IC 7474 INTERNAL DIAGRAM OF IC 7474 any boolean circuit using nand gates
    Text: Philips Semiconductors Programmable Logic Devices Designing with programmable macro logic INTRODUCTION TO PROGRAMMABLE MACRO LOGIC DESIGN CONCEPTS Programmable Macro Logic PML , an extension of the Programmable Logic Array (PLA) concept combines a programming or


    Original
    PDF PLHS501 4-to-16 5-to-32 16-to-4 32-to-5 16-to-1 27-to-1 ic D flip flop 7474 IC 7474 truthtable philips for ic 7474 7474 D flip-flop circuit diagram PLHS502 7474 D flip-flop IC 7474 flipflop pin DIAGRAM OF IC 7474 INTERNAL DIAGRAM OF IC 7474 any boolean circuit using nand gates

    Motorola multimeter

    Abstract: MPAA020 digital multimeter diagram banana socket datasheet computer power supply schematic circuit diagram mini push button datasheet Momentary Push Button Switch datasheet multimeter probes multimeter serial interface OPEN PUSH BUTTON SWITCH 6 pin
    Text: MOTOROLA SEMICONDUCTOR TECHNICAL DATA Advance Information Field Programmable Analog Array Evaluation Board MPAA3BRD FIELD PROGRAMMABLE ANALOG ARRAY EVALUATION BOARD The MPAA3BRD is an analog circuit design, prototyping, and evaluation tool for the MPAA020 Analog Array. The board contains all the


    Original
    PDF MPAA020 DL140 Motorola multimeter digital multimeter diagram banana socket datasheet computer power supply schematic circuit diagram mini push button datasheet Momentary Push Button Switch datasheet multimeter probes multimeter serial interface OPEN PUSH BUTTON SWITCH 6 pin

    analog comparator with opamp

    Abstract: MPAA020 analog 118 DL140 generator 1 hz
    Text: MOTOROLA SEMICONDUCTOR TECHNICAL DATA Advance Information MPAA020 Field Programmable Analog Array 20-Cell Version The MPAA020 is a field programmable analog array based on a FIELD PROGRAMMABLE general purpose analog cell that may be configured, either alone or in


    Original
    PDF MPAA020 20-Cell MPAA020 MPAA020/D DL140 analog comparator with opamp analog 118 generator 1 hz

    EP610

    Abstract: PALCE610 CE610H
    Text: FINAL COM’L: H-15/25 PALCE610 Family EE CMOS High Performance Programmable Array Logic DISTINCTIVE CHARACTERISTICS • AMD’s Programmable Array Logic PAL architecture ■ Asynchronous clocking via product term or bank register clocking from external pins


    Original
    PDF H-15/25 PALCE610 15-ns 24-pin 28-pin 25-ns EP610 CE610H

    RCT5 rn

    Abstract: d-latch by using D flip-flop 7474 7474 counter circuit diagram I18N 8 bit barrel shifter
    Text: Philips Components-Signetics Designing with Programmable Macro Logic Program m able Logic Devices INTRODUCTION TO PML DESIGN CONCEPTS Programmable Macro Logic, an extension of the Programmable Logic Array PLA concept combines a programming or fuse array with


    OCR Scan
    PDF PLHS501 RCT5 rn d-latch by using D flip-flop 7474 7474 counter circuit diagram I18N 8 bit barrel shifter

    Untitled

    Abstract: No abstract text available
    Text: DENSE-PAC Programmable Logic DPL22V10A MICROSYSTEMS DESCRIPTION: The Dense-Pac Programmable Logic Module DPL is a 48-pin Pin Grid Array (PGA) designed to support two "22V10" field programmable array logic, 22 input, 10 macrocell output devices (DPL22V10A), including decoupling capacitors, at a


    OCR Scan
    PDF DPL22V10A 48-pin 22V10" DPL22V10A) DPL22V1 24-pin 28-pad 22V10 L22V10

    PLS161

    Abstract: PLS161N
    Text: PLS161 Signetics Field-Programmable Logic Array 12 X 48 X 8 Signetics Programmable Logic Product Specification Application Specific Products • Series 24 DESCRIPTION FEATURES The PLS161 is a bipolar, Field-Programmable Logic Array (FPLA). The device utilizes the standard AND/OR/lnvert ar­


    OCR Scan
    PDF PLS161 PLS161 PLS161N

    TI EP610

    Abstract: No abstract text available
    Text: PALCE610 Family AdVMi“ro EE CMOS High Performance Programmable Array Logic Devices DISTINCTIVE CHARACTERISTICS • AMD's Programmable Array Logic PAL architecture ■ Asynchronous clocking via product term or bank register clocking from external pins ■


    OCR Scan
    PDF PALCE610 24-pin 28-pln 2950-007A TI EP610

    29101

    Abstract: No abstract text available
    Text: MOTOROLA MC29100/MC82100 MC29101/MC82101 DUAL MARKED Product Preview TTL FIELD PROGRAMMABLE LOGIC ARRAY FIELD PROGRAMMABLE LOGIC ARRAY (16 X 8 X 4 8 FPLA) The M C 29100/M C82100 (three state outputs} and the M C 29101/ MC82101 {open collector outputs) are bipolar programmable logic


    OCR Scan
    PDF MC29100/MC82100 MC29101/MC82101 29100/M C82100 MC82101 16-input 29101

    "XOR Gate"

    Abstract: karnaugh map 8 pin dip j k flipflop ic
    Text: PAL22RX8A High Speed Programmable Array Logic Ordering Inform ation Features/ Benefits • Programmable flip-flops allow J-K, S-R, T or D-types for the most efficient use of product terms PAL22RX8A C NS STD PROGRAMMABLE ARRAY LOGIC • 8 Input/output macrocells for flexibility


    OCR Scan
    PDF 24-pin 300-mil 28-pin PAL22RX8A PAL22RX8A "XOR Gate" karnaugh map 8 pin dip j k flipflop ic

    EK-025-8902

    Abstract: No abstract text available
    Text: H D G p GDK] / EPL204ED/EP EK-025-8902 CMOS ELECTRICALLY PROGRAMMABLE LOGIC • OUTLINE The EPL204 is a field programmable logic array manufactured by using CMOS EPROM processes. It is a programmable "and" fixed " o r " array w ith registered outputs in the 26P8


    OCR Scan
    PDF EPL204ED/EP EK-025-8902 EPL204 EPL204 DIP-20-G1) EK-025-8902

    Untitled

    Abstract: No abstract text available
    Text: FINAL COM’L: H-15/25 Lattice/Vantis PALCE610 Family EE CMOS High Performance Programmable Array Logic DISTINCTIVE CHARACTERISTICS • Lattice/Vantis Programmable Array Logic PAL architecture Asynchronous clocking via product term or bank register clocking from external pins


    OCR Scan
    PDF H-15/25 PALCE610 15-ns 24-pin 28-pin 25-ns

    12950G

    Abstract: No abstract text available
    Text: COM'L: H-15/25 FINAL PALCE610 Family AdvaM Tro EE CMOS High Performance Programmable Array Logic Devices DISTINCTIVE CHARACTERISTICS • AMD's Programmable Array Logic PAL architecture ■ Asynchronous clocking via product term or bank register clocking from external pins


    OCR Scan
    PDF H-15/25 PALCE610 15-ns 25-ns 24-pfn 28-pin 12950G

    Pal programming

    Abstract: EP610 PALCE610 EP610 ORDERING EP610 "pin compatible"
    Text: COM’L: H-15/25 Advanced Micro Devices PALCE610 Family EE CMOS High Performance Programmable Array Logic DISTINCTIVE CHARACTERISTICS • AMD’s Programmable Array Logic PAL architecture Asynchronous clocking via product term or bank register clocking from external pins


    OCR Scan
    PDF H-15/25 PALCE610 15-nstpD 25-ns 24-pin 28-pin 025752b Pal programming EP610 EP610 ORDERING EP610 "pin compatible"

    Untitled

    Abstract: No abstract text available
    Text: Military CMOS Programmable Gate Array Logic Cell Array M 2 0 6 4 /M 2 0 1 8 Conforms to MIL-STD-883, Class B* Ordering Information Benefits Features CMOS • Low power • TTL or CMOS Input threshold levels PROGRAMABLE • Programmable Logic unctions • Programmable I/O blocks


    OCR Scan
    PDF MIL-STD-883, M2018 M2064 M2018 A0-A15

    Untitled

    Abstract: No abstract text available
    Text: AMDH COM’L: H-15/25 PALCE610 Family EE CMOS High Performance Programmable Array Logic ?. *.? eoV . . s DISTINCTIVE CHARACTERISTICS • AMD's Programmable Array Logic PAL architecture ■ Asynchronous clocking via product term or bank register clocking from external pins


    OCR Scan
    PDF H-15/25 PALCE610 15-ns 25-ns 24-pin 28-pin combinat47

    LCA-MEK01

    Abstract: 2064 ram
    Text: Military CMOS Programmable Gate Array Logic Cell Array M 2064/M 2018 Conforms to MIL-STD-883, Class B* Ordering Information Benefits Features CM OS • Low power • T T L or CM OS input threshold levels PROGRAM ABLE • Programmable Logic functions • Programmable I/O blocks


    OCR Scan
    PDF 2064/M MIL-STD-883, M2018 M2064 M2018 -55CC -125aC A0-A15 LCA-MEK01 2064 ram