PS-303 AD Search Results
PS-303 AD Datasheets Context Search
Catalog Datasheet | Type | Document Tags | |
---|---|---|---|
1651FContextual Info: MC10E1651 5V, -5VĄECL Dual ECL Output Comparator With Latch The MC10E1651 is fabricated using ON Semiconductor’s advanced MOSAIC IIIt process. The MC10E1651 incorporates a fixed level of input hysteresis as well as output compatibility with 10 KH logic |
Original |
MC10E1651 16-pin 20-pin r14525 MC10E1651/D 1651F | |
Contextual Info: MC10E1652 5VĄECL Dual ECL Output Comparator With Latch The MC10E1652 is fabricated using ON Semiconductor’s advanced MOSAIC IIIt process and is output compatible with 10H logic devices. In addition, the device is available in both a 16-pin DIP and a 20-pin surface mount package. However, the MC10E1652 provides |
Original |
MC10E1652 16-pin 20-pin r14525 MC10E1652/D | |
E112
Abstract: E212 MC100E212 MC100E212FN MC100E212FNR2 MC10E212 MC10E212FN MC10E212FNR2
|
Original |
MC10E212, MC100E212 MC10E/100E212 MC10E212FN r14525 MC10E212/D E112 E212 MC100E212 MC100E212FN MC100E212FNR2 MC10E212 MC10E212FN MC10E212FNR2 | |
Contextual Info: AN1650/D Using WireĆOR Ties in ECLinPS Designs http://onsemi.com APPLICATION NOTE This application note discusses the use of wire-OR ties in EClinPS designs. Theoretical Descriptions of the problems associated with wire-OR ties are included as well as an evaluation and SPICE simulation results. In addition, general guidelines |
Original |
AN1650/D r14525 | |
Contextual Info: MC10E411 5VĄECL 1:9 Differential PECL/NECL RAMBus Clock Buffer The MC10E411 is a low skew 1-to-9 differential driver, designed with clock distribution in mind. The MC10E411’s function and performance are similar to the popular MC10E111, with the added feature of 1.2 V output swings. |
Original |
MC10E411 MC10E411 MC10E111, MC10E111. r14525 MC10E411/D | |
AND8020
Abstract: MC10E111 MC10E411 MC10E411FN MC10E411FNR2
|
Original |
MC10E411 MC10E411 MC10E111, MC10E111. r14525 MC10E411/D AND8020 MC10E111 MC10E411FN MC10E411FNR2 | |
TRANSISTOR D 1765 720
Abstract: E195 MC100E195 MC100E195FN MC100E195FNR2 MC10E195 MC10E195FN MC10E195FNR2
|
Original |
MC10E195, MC100E195 MC10E/100E195 r14525 MC10E195/D TRANSISTOR D 1765 720 E195 MC100E195 MC100E195FN MC100E195FNR2 MC10E195 MC10E195FN MC10E195FNR2 | |
AN1406
Abstract: LVE111 MC100E111 MC100LVE111 MC100LVE111FN MC100LVE111FNR2
|
Original |
MC100LVE111 MC100LVE111 MC100E111, LVE111 r14525 MC100LVE111/D AN1406 MC100E111 MC100LVE111FN MC100LVE111FNR2 | |
Contextual Info: MC100LVE111 3.3VĄECL 1:9 Differential Clock Driver The MC100LVE111 is a low skew 1-to-9 differential driver, designed with clock distribution in mind. The MC100LVE111’s function and performance are similar to the popular MC100E111, with the added feature of low voltage operation. It accepts one signal input, which can be |
Original |
MC100LVE111 MC100E111, LVE111 r14525 MC100LVE111/D | |
EL12
Abstract: MC100LVEL12 MC100LVEL12D
|
Original |
MC100LVEL12 MC100LVEL12 LVEL12 KVL12it r14525 MC100LVEL12/D EL12 MC100LVEL12D | |
Contextual Info: MC10EP196, MC100EP196 Product Preview 3.3V/5VĄECL Programmable Delay Chip with FTUNE The MC10/100EP196 is a programmable delay chip PDC designed primarily for clock deskewing and timing adjustment. It provides variable delay of a differential NECL/PECL input transition. It is identical to the |
Original |
MC10EP196, MC100EP196 MC10/100EP196 EP195 EP196 r14525 MC10E196/D | |
Contextual Info: MC100EP40 Product Preview 3.3V / 5VĄECL Differential Phase-Frequency Detector The MC100EP40 is a three–state phase–frequency detector intended for phase–locked loop applications which require a minimum amount of phase and frequency difference at lock. Advanced design |
Original |
MC100EP40 r14525 MC100EP40/D | |
E112
Abstract: E212 MC100E112 MC100E112FN MC10E112 MC10E112FN MC10E112FNR2
|
Original |
MC10E112, MC100E112 MC10E/100E112 MC10E/100E111 MC10E112FNONlit r14525 MC10E112/D E112 E212 MC100E112 MC100E112FN MC10E112 MC10E112FN MC10E112FNR2 | |
Contextual Info: MC10EP195, MC100EP195 3.3V / 5VĄECL Programmable Delay Chip The MC10/100EP195 is a programmable delay chip PDC designed primarily for clock deskewing and timing adjustment. It provides variable delay of a differential NECL/PECL input transition. The delay section consists of a programmable matrix of gates and |
Original |
MC10EP195, MC100EP195 MC10/100EP195 EP195 r14525 MC10E195/D | |
|
|||
HEL12
Abstract: HL12 KEL12 MC10EL12DR2 E112 EL12 MC100EL12 MC10EL12
|
Original |
MC10EL12, MC100EL12 MC10EL/100EL12 r14525 MC10EL12/D HEL12 HL12 KEL12 MC10EL12DR2 E112 EL12 MC100EL12 MC10EL12 | |
4T SOT23Contextual Info: ON Semiconductort MBD301 MMBD301LT1 Silicon Hot-Carrier Diodes SCHOTTKY Barrier Diodes ON Semiconductor Preferred Devices These devices are designed primarily for high–efficiency UHF and VHF detector applications. They are readily adaptable to many other |
Original |
MBD301 MMBD301LT1 MBD301, MMBD301 MMBD301LT1 OT-23 O-236) MMBD301LT3 4T SOT23 | |
100LVEL40
Abstract: AND8020 MC100LVEL40 MC100LVEL40DW MC100LVEL40DWR2
|
Original |
MC100LVEL40 MC100LVEL40 r14525 MC100LVEL/D 100LVEL40 AND8020 MC100LVEL40DW MC100LVEL40DWR2 | |
QEV203Contextual Info: QEV 203 SMD 30x25x5 High Frequency VCXO Technical specifications TEMEX TIME & FREQUENCY June 2001, The QEV 203 series is a new range of high frequency VCXO’s @ 622.08 & 666.5143 MHz dedicated to transmission as advanced SDH / SONET applications. These devices are based on high frequency |
Original |
30x25x5 QEV203 08MHz | |
1N3890A
Abstract: 1N3891A 1N3893A
|
OCR Scan |
1N3890A 1N3893A 1N3890A* 1N3891A* 1N3893A* D0203AA 1N3891A 1N3893A | |
Contextual Info: QEV66HF SMD 14.5 x 9.5 x 5.5 High Frequency VCXO Technical specifications TEMEX TIME & FREQUENCY June 2001, The QEV66HF series offers a new range of high frequency VCXO @ 155.52MHz dedicated to transmission as advanced SDH / SONET applications. This device is using inverted-MESA Xtal typically at |
Original |
QEV66HF QEV66HF 52MHz 52MHz | |
SBR3060Contextual Info: 30 Amp Schottky Rectifier SBR3060 Dim Inches M illim eter Minimum Maximum Minimum Maximum N otes Notes: 1. 1 0 - 3 2 UNF3A th re ad s 2. Full th re ad s w ithin 2 1 /2 th re ad s 3. S tandard P olarity: Stud is Cathode. Reverse P o la rity Stud is Anode M icrosem i |
OCR Scan |
SBR3060 D0203AA SBR3060* SBR3060 | |
Temex qev
Abstract: QEV110 110 SMD
|
Original |
QEV110 08MHz Temex qev 110 SMD | |
mini lvds
Abstract: Temex lvds
|
Original |
QEV66HF QEV66HF 52MHz 52MHz mini lvds Temex lvds | |
1N3890
Abstract: 1N3891 1N3893 1N3890 JAN
|
OCR Scan |
1N3890* 1N3891* 1N3893* D0203AA 1N3890 1N3893 1N3890 1N3891 1N3893 1N3890 JAN |