RTAX1000S
Abstract: RTAX2000S CQFP352 RTAX-S jtag pull-up resistor 10K RTAX2000 RTAX-S library RAM EDAC SEU AC173 ACTEL
Text: Application Note AC173 Differences Between RTAX-S/SL and Axcelerator Introduction RTAX-S/SL is Actel's latest FPGA family designed for space applications and is a derivative of the Actel Axcelerator FPGA family. The RTAX-S/SL architecture is based on Actel's multi-featured, high-density AX
|
Original
|
PDF
|
AC173
RTAX1000S
RTAX2000S
CQFP352
RTAX-S
jtag pull-up resistor 10K
RTAX2000
RTAX-S library
RAM EDAC SEU
AC173
ACTEL
|
RTAX1000S-SL
Abstract: RTAX2000 actel PLL schematic LVCMOS25 signal path designer JESD8-11
Text: Application Note AC310 RTAX-S/SL Clocking Resource and Implementation Introduction Actel's RTAX-S/SL FPGA family offers the most flexible global network scheme of any antifuse-based FPGA to date. This architecture provides eight segmentable chip-wide global networks, and dedicated power-on
|
Original
|
PDF
|
AC310
RTAX1000S-SL
RTAX2000
actel PLL schematic
LVCMOS25
signal path designer
JESD8-11
|
RTAX-S lvds
Abstract: ASK transmitter and receiver pair AN-1040 AN-1059 vhdl code for lvds driver
Text: Application Note AC288 Using LVDS for Actel's Axcelerator and RTAX-S/SL Devices Introduction This application note describes the Low Voltage Differential Standard LVDS I/O capabilities of Actel's Axcelerator and RTAX-S/SL device families. The application note begins by describing the LVDS signaling
|
Original
|
PDF
|
AC288
ANSI/TIA/EIA-644
RTAX-S lvds
ASK transmitter and receiver pair
AN-1040
AN-1059
vhdl code for lvds driver
|
ACTEL CCGA to FBGA Adapter
Abstract: RTAX2000S AX2000 RTAX1000S RAM SEU SIGNAL PATH designer RTAX1000
Text: Application Note Prototyping RTAX-S Using Axcelerator Devices I n tro du ct i on C on ve r s i on C on si d er at i on s With the introduction of Actel’s RTAX-S devices, designers now have access to the most powerful FPGAs available for aerospace and radiation intensive applications. Building
|
Original
|
PDF
|
|
SK-CG624A-RTAX
Abstract: RTAX1000S actel PLL schematic AC170 ACTEL CCGA to FBGA Adapter AX2000 RTAX2000S RTAX-S SIGNAL PATH designer
Text: Application Note AC170 Prototyping RTAX-S Using Axcelerator Devices I n tro du ct i on C on ve r s i on C on si d er at i on s With the introduction of Actel’s RTAX-S devices, designers now have access to the most powerful FPGAs available for aerospace and radiation intensive applications. Building
|
Original
|
PDF
|
AC170
SK-CG624A-RTAX
RTAX1000S
actel PLL schematic
AC170
ACTEL CCGA to FBGA Adapter
AX2000
RTAX2000S
RTAX-S
SIGNAL PATH designer
|
RTAX250
Abstract: RTAX4000DL RTAX4000D CG624 RTAX4000S LG1152 TRANSISTOR TB 772 SL RTAX2000S ACTEL CCGA 624 mechanical transistor prc 606 j
Text: Revision 15 RTAX-S/SL and RTAX-DSP Radiation-Tolerant FPGAs Radiation Performance Specifications • SEU-Hardened Registers Eliminate the Need for Triple-Module Redundancy TMR – Immune to Single-Event Upsets (SEU) to LETTH > 37 MeVcm2/mg – SEU Rate < 10-10 Errors/Bit-Day (worst case GEO)
|
Original
|
PDF
|
TM1019
RTAX250
RTAX4000DL
RTAX4000D
CG624
RTAX4000S
LG1152
TRANSISTOR TB 772 SL
RTAX2000S
ACTEL CCGA 624 mechanical
transistor prc 606 j
|
vhdl code hamming
Abstract: vhdl coding for hamming code vhdl code for pipelined matrix multiplication vhdl code for matrix multiplication vhdl code hamming ecc parity ECC SEC-DED Hamming code SRAM verilog code for matrix multiplication SECDED RTAX2000S vhdl code SECDED
Text: Application Note AC273 Using EDAC RAM for RadTolerant RTAX-S FPGAs and Axcelerator FPGAs Applies to EDAC Core from Libero IDE v7.1 or Older Introduction Actel's newest designed-for-space Field Programmable Gate Array FPGA family, the RTAX-S, is a highperformance, high-density antifuse-based FPGA with embedded user static RAM (SRAM). Based on Actel's
|
Original
|
PDF
|
AC273
l011011101101
vhdl code hamming
vhdl coding for hamming code
vhdl code for pipelined matrix multiplication
vhdl code for matrix multiplication
vhdl code hamming ecc
parity ECC SEC-DED Hamming code SRAM
verilog code for matrix multiplication
SECDED
RTAX2000S
vhdl code SECDED
|
AX2000-CQ256
Abstract: No abstract text available
Text: Power Matters. Spaceflight FPGAs RTAX -S/SL RTAX-DSP RT-ProASIC 3 RTSX-SU The leader in programmable digital logic integration for spaceflight applications. Taking Designs from Earth to Outer Space Whether you’re designing for low earth orbit, deep space, or anything in between, Microsemi’s high reliability, low
|
Original
|
PDF
|
MS2-003-12
AX2000-CQ256
|
w32 smd transistor
Abstract: rtax250sl RTAX2000S w32 smd transistor 143 41-bit Carry Look-ahead Adder RTAX2000SL RTAX4000S BY415 RTAX4000D LG1152
Text: Revision 14 RTAX-S/SL and RTAX-DSP Radiation-Tolerant FPGAs Radiation Performance Specifications • SEU-Hardened Registers Eliminate the Need for Triple-Module Redundancy TMR – Immune to Single-Event Upsets (SEU) to LETTH > 37 MeVcm2/mg – SEU Rate < 10-10 Errors/Bit-Day (worst case GEO)
|
Original
|
PDF
|
TM1019
MIL-STD-883B
w32 smd transistor
rtax250sl
RTAX2000S
w32 smd transistor 143
41-bit Carry Look-ahead Adder
RTAX2000SL
RTAX4000S
BY415
RTAX4000D
LG1152
|
RTAX2000D
Abstract: LG1152 CDB 455 C34
Text: Revision 14 RTAX-S/SL and RTAX-DSP Radiation-Tolerant FPGAs Radiation Performance Specifications • SEU-Hardened Registers Eliminate the Need for Triple-Module Redundancy TMR – Immune to Single-Event Upsets (SEU) to LETTH > 37 MeVcm2/mg – SEU Rate < 10-10 Errors/Bit-Day (worst case GEO)
|
Original
|
PDF
|
TM1019
RTAX2000D
LG1152
CDB 455 C34
|
624 CCGA
Abstract: CQ352 transistor prc 606 j rtax250 RTAX2000 rtax4000
Text: Revision 14 RTAX-S/SL and RTAX-DSP Radiation-Tolerant FPGAs Radiation Performance Specifications • SEU-Hardened Registers Eliminate the Need for Triple-Module Redundancy TMR – Immune to Single-Event Upsets (SEU) to LETTH > 37 MeVcm2/mg – SEU Rate < 10-10 Errors/Bit-Day (worst case GEO)
|
Original
|
PDF
|
TM1019
624 CCGA
CQ352
transistor prc 606 j
rtax250
RTAX2000
rtax4000
|
Untitled
Abstract: No abstract text available
Text: Revision 16 RTAX-S/SL and RTAX-DSP Radiation-Tolerant FPGAs Radiation Performance Specifications • SEU-Hardened Registers Eliminate the Need for Triple-Module Redundancy TMR – Immune to Single-Event Upsets (SEU) to LETTH > 37 MeVcm2/mg – SEU Rate < 10-10 Errors/Bit-Day (worst case GEO)
|
Original
|
PDF
|
TM1019
MIL-STD-883B
|
RTAX2000
Abstract: RTAX2000S RTAX1000SL rtax250 RTAX250SL RTAX4000SL RTAX1000 RTAX-S RTAX1000S-SL rtax250s
Text: Rev ision 13 RTAX-S/SL and RTAX-DSP Radiation-Tolerant FPGAs Radiation Performance Specifications • SEU-Hardened Registers Eliminate the Need for Triple-Module Redundancy TMR – Immune to Single-Event Upsets (SEU) to LETTH > 37 MeVcm2/mg – SEU Rate < 10-10 Errors/Bit-Day (worst case GEO)
|
Original
|
PDF
|
TM1019
MIL-STD-883B
Extended600
RTAX2000
RTAX2000S
RTAX1000SL
rtax250
RTAX250SL
RTAX4000SL
RTAX1000
RTAX-S
RTAX1000S-SL
rtax250s
|
RTAX2000
Abstract: TB125 24mA-drive 352-Pin
Text: RTAX-S RadTolerant FPGAs Detailed Specifications Table 2-1 • I/O Features Comparison I/O Assignment Clamp Diode Hot Insertion 5V Tolerance Input Buffer Output Buffer LVTTL No Yes No Enabled/Disabled 3.3V PCI Yes No Yes1 Enabled/Disabled LVCMOS2.5V No Yes
|
Original
|
PDF
|
JESD8-11)
RTAX2000
TB125
24mA-drive
352-Pin
|
|
LGA 478 SOCKET PIN LAYOUT
Abstract: RTAX2000
Text: v5.2 RTAX-S/SL RadTolerant FPGAs Radiation Performance Leading-Edge Performance • • • • • • • • • • SEU-Hardened Registers Eliminate the Need for TripleModule Redundancy TMR – Immune to Single-Event Upsets (SEU) to LETTH > 37 MeV-cm2/mg
|
Original
|
PDF
|
TM1019
LGA 478 SOCKET PIN LAYOUT
RTAX2000
|
RTAX2000
Abstract: rtax4000 CDB 455 C34 IO358 DIODE SMD V05 128X3
Text: v5.1 RTAX-S/SL RadTolerant FPGAs Radiation Performance Leading-Edge Performance • • • • • • • • • • SEU-Hardened Registers Eliminate the Need for TripleModule Redundancy TMR – Immune to Single-Event Upsets (SEU) to LETTH > 37 MeV-cm2/mg
|
Original
|
PDF
|
TM1019
RTAX2000
rtax4000
CDB 455 C34
IO358
DIODE SMD V05
128X3
|
Untitled
Abstract: No abstract text available
Text: RTAX-S RadTolerant FPGAs Detailed Specifications Table 2-1 • I/O Features Comparison I/O Assignment Clamp Diode Hot Insertion 5V Tolerance Input Buffer Output Buffer LVTTL No Yes No Enabled/Disabled 3.3V PCI Yes No Yes1 Enabled/Disabled LVCMOS2.5V No Yes
|
Original
|
PDF
|
JESD8-11)
|
Untitled
Abstract: No abstract text available
Text: RTAX-S RadTolerant FPGAs Detailed Specifications Table 2-1 • I/O Features Comparison I/O Assignment Clamp Diode Hot Insertion 5V Tolerance Input Buffer Output Buffer LVTTL No Yes No Enabled/Disabled 3.3V PCI Yes No Yes1 Enabled/Disabled LVCMOS2.5V No Yes
|
Original
|
PDF
|
JESD8-11)
|
LG1152
Abstract: ACTEL CCGA 624 mechanical A54SXA LG1272 CQ352
Text: v5.3 RTAX-S/SL RadTolerant FPGAs Radiation Performance Leading-Edge Performance • • • • • • • • • • SEU-Hardened Registers Eliminate the Need for TripleModule Redundancy TMR – Immune to Single-Event Upsets (SEU) to LETTH > 37 MeV-cm2/mg
|
Original
|
PDF
|
TM1019
LG1152
ACTEL CCGA 624 mechanical
A54SXA
LG1272
CQ352
|
MIL-PRF-38535 appendix a
Abstract: RTAX2000S rtax250s diode smd f6 sl TDC 1809 cga 624 624-CCGA RTAX2000 ACTEL CCGA to FBGA Adapter RTAX1000S
Text: v5.4 RTAX-S/SL RadTolerant FPGAs Radiation Performance Leading-Edge Performance • • • • • • • • • • SEU-Hardened Registers Eliminate the Need for TripleModule Redundancy TMR – Immune to Single-Event Upsets (SEU) to LETTH > 37 MeV-cm2/mg
|
Original
|
PDF
|
TM1019
MIL-PRF-38535 appendix a
RTAX2000S
rtax250s
diode smd f6 sl
TDC 1809
cga 624
624-CCGA
RTAX2000
ACTEL CCGA to FBGA Adapter
RTAX1000S
|
RTAX1000SL
Abstract: No abstract text available
Text: RTAX-S/SL RadTolerant FPGAs Detailed Specifications Table 2-1 • I/O Features Comparison I/O Assignment LVTTL Clamp Diode Hot Insertion / Cold Sparing 5V Tolerance No Yes No Input Buffer Output Buffer Enabled/Disabled 1 3.3 V PCI Yes No Yes Enabled/Disabled
|
Original
|
PDF
|
JESD8-11)
RTAX1000SL
|
Synplify tmr
Abstract: 2965A ACTEL CCGA 1152 mechanical RTAX2000 CGS624 A54SX16 TM-3015 CCGA RTAX1000S-SL rtax250s
Text: v5.3 RTAX-S/SL RadTolerant FPGAs Radiation Performance Leading-Edge Performance • • • • • • • • • • SEU-Hardened Registers Eliminate the Need for TripleModule Redundancy TMR – Immune to Single-Event Upsets (SEU) to LETTH > 37 MeV-cm2/mg
|
Original
|
PDF
|
TM1019
Synplify tmr
2965A
ACTEL CCGA 1152 mechanical
RTAX2000
CGS624
A54SX16
TM-3015
CCGA
RTAX1000S-SL
rtax250s
|
RTAX1000SL
Abstract: RTAX1000S RTAX1000S-SL RTAX250SL RTAX2000SL RTAX2000S RTAX250S RTAX4000S 56 pin edac connector
Text: RTAX-S/SL RadTolerant FPGAs Detailed Specifications Table 2-1 • I/O Features Comparison I/O Assignment 3.3 V LVTTL Clamp Diode Hot Insertion / Cold Sparing 1 Yes 5V Tolerance Input Buffer Output Buffer No 1 Yes Enabled/Disabled Enabled/Disabled 3.3 V PCI
|
Original
|
PDF
|
JESD8-11)
RTAX1000SL
RTAX1000S
RTAX1000S-SL
RTAX250SL
RTAX2000SL
RTAX2000S
RTAX250S
RTAX4000S
56 pin edac connector
|
RTAX2000S-CQ352
Abstract: No abstract text available
Text: RTAX-S RadTolerant FPGAs Detailed Specifications Table 2-1 • I/O Features Comparison I/O Assignment LVTTL Clamp Diode Hot Insertion / Cold Sparing 5V Tolerance No Yes No Input Buffer Output Buffer Enabled/Disabled 1 3.3 V PCI Yes No Yes Enabled/Disabled
|
Original
|
PDF
|
JESD8-11)
RTAX2000S-CQ352
|