Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    RXCLA Search Results

    RXCLA Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    16bit microprocessor using vhdl

    Abstract: vhdl code 16 bit microprocessor design of micro architecture using VHDL vhdl code for asynchronous fifo 8 bit microprocessor using vhdl atm source code vhdl code for 555 parallel interface vhdl
    Text: Product Brief August 2000 ATM UTOPIA Slave Core V2.0 UTOPIA Level 1/Level 2 with parity generation/ checking. In Level 2, all multi-PHY modes are supported: — 1 RxClav/1 TxClav — Direct status — Multiplexed status polling • 8-/16-bit bus width ■


    Original     		PDF 8-/16-bit PB00-087NCIP 16bit microprocessor using vhdl vhdl code 16 bit microprocessor design of micro architecture using VHDL vhdl code for asynchronous fifo 8 bit microprocessor using vhdl atm source code vhdl code for 555 parallel interface vhdl

    16bit microprocessor using vhdl

    Abstract: vhdl code for phy interface vhdl code 16 bit microprocessor 4 bit microprocessor using vhdl 8 bit microprocessor using vhdl ATM-UTOPIA-Master-Core 16 bit data bus using vhdl parallel interface vhdl vhdl code 8 bit microprocessor 4 bit Microprocessor VHDl code
    Text: odel are Product Brief ATM UTOPIA Master Core V2.0  Standards to Silicon March 1999 Features • UTOPIA Level 1/Level 2 Master with parity generation/checking. In Level 2, all "multi PHY" modes are supported: ⇒ 1 RxClav/1 TxClav ⇒ Direct Status ⇒ Multiplexed Status Polling


    Original     		PDF 8/16-bit AP97-050FPGA DS96-140FPGA) 16bit microprocessor using vhdl vhdl code for phy interface vhdl code 16 bit microprocessor 4 bit microprocessor using vhdl 8 bit microprocessor using vhdl ATM-UTOPIA-Master-Core 16 bit data bus using vhdl parallel interface vhdl vhdl code 8 bit microprocessor 4 bit Microprocessor VHDl code

    LC51024MB-52F484C

    Abstract: LFX500B-05F516C UTOP3-ATMR-04-N2
    Text: UTOPIA Level 3 ATM Receive Interface December 2003 IP Data Sheet Features General Description • Fully Compatible with ATM Forum UTOPIA Level 3 Specifications ■ Supports Single-PHY and Multi-PHY Operation Modes ■ Multi-PHY Operation with Single rxclav


    Original     		PDF 32-Bit LC51024MB-52F484C LFX500B-05F516C UTOP3-ATMR-04-N2

    I2S fifo

    Abstract: demultiplexing
    Text: FJS 01/28/97 Block diagram and functional description of UTOPIA master to connect two or more PHY chips back-to-back RxCLAV RxENB TxCLAV IWE2SDHT Controller RxSOC IWE8 ATMCLK TxENB TxSOC 19.44 MHz up to 26 MHz Clock Source TxCLAV ATMCLK SDHT RxCLAV SDHT2IWE


    Original     		PDF

    4 bit microprocessor using vhdl

    Abstract: 16bit microprocessor using vhdl vhdl code for 555 vhdl code for phy interface 16 bit data bus using vhdl 8 bit microprocessor using vhdl vhdl code 8 bit microprocessor UTOPIA Level 3 atm forum
    Text: Product Brief August 2000 ATM UTOPIA Master Core V2.0 Features • UTOPIA Level 1/Level 2 Master with parity generation/checking. In Level 2, all multi-PHY modes are supported: — 1 RxClav/1 TxClav — Direct status — Multiplexed status polling ■ Continuous round-robin polling of programmable


    Original     		PDF 8-/16-bit PB00-089NCIP 4 bit microprocessor using vhdl 16bit microprocessor using vhdl vhdl code for 555 vhdl code for phy interface 16 bit data bus using vhdl 8 bit microprocessor using vhdl vhdl code 8 bit microprocessor UTOPIA Level 3 atm forum

    DSLAM structure

    Abstract: No abstract text available
    Text: CUBIT-622 Device Multi-PHY CellBus Access Device TXC-05805 DESCRIPTION • 622 Mbit/s performance • UTOPIA Level 1/2 interface 8/16-bit with support for 64 ports • Tandem operation for two devices, supporting dual CellBus cell switching in load sharing or redundancy


    Original     		PDF TXC-05805 8/16-bit) CellB453. TXC-05805-MA DSLAM structure

    Untitled

    Abstract: No abstract text available
    Text: Sertopia Device UTOPIA Serializer TXC-05860 DATA SHEET PRODUCT PREVIEW The Sertopia™ TXC-05860 UTOPIA serializer is a single-chip solution for broadband communication systems. A pair of Sertopia devices interface two remote UTOPIA ports transparently across a serial link. The Sertopia emulates a


    Original     		PDF TXC-05860 off-li05860-MB

    Cx2829

    Abstract: ,national semiconductor Linear brief lb-3
    Text: CX28250 ATM Physical Interface PHY Devices The CX28250 is an ATM-SONET Physical Layer (PHY) device with an integrated, PLL clock and data recovery (CDR) circuit. This device has optimized SONET framer functions for mapping ATM cells to SONET payloads for edge switch applications, and


    Original     		PDF CX28250 53-byte 28250-DSH-002-A CX28250 Cx2829 ,national semiconductor Linear brief lb-3

    MOTOROLA ONCORE UT plus

    Abstract: hp 35821 6132 RAM 731 motorola MPCPRGREF/D LG E50 MPC8xx QMC SMC microcode MPC857DSL MPC857T MPC862
    Text: Freescale Semiconductor, Inc. Freescale Semiconductor, Inc. MPC862UM/D 09/2002, REV 2 MPC862 PowerQUICC Family User’s Manual Supports MPC862P MPC862T MPC857T MPC857DSL For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc.


    Original     		PDF MPC862UM/D MPC862 MPC862P MPC862T MPC857T MPC857DSL MOTOROLA ONCORE UT plus hp 35821 6132 RAM 731 motorola MPCPRGREF/D LG E50 MPC8xx QMC SMC microcode MPC857DSL MPC857T

    PEB2255

    Abstract: irs5 PXB4219E PXB4220 PXB4220E PXB4221 PXB4221E PXB4219 TINI microcontroller cards
    Text: P re li mi na ry D ata S he et , DS 1, J ul y 20 01 IW E 8 In te r wo r k i n g E le m en t f or 8 E 1/ T1 L i ne s P XB 4 2 19 E /P X B 4 22 0 E/ P X B 42 21 E V er s i o n 3. 4 Da ta c o m N e v e r s t o p t h i n k i n g . Edition 2001-07 Published by Infineon Technologies AG,


    Original     		PDF D-81541 PEB2255 irs5 PXB4219E PXB4220 PXB4220E PXB4221 PXB4221E PXB4219 TINI microcontroller cards

    T8207

    Abstract: application of microprocessor in traffic signals
    Text: Product Brief September 2001 CelXpresTM T8207 ATM Interconnect Features • > OC-3 transport capability ■ UTOPIA level 1 and 2 8-bit cell-level handshake interface (ATM or PHY layers) ■ 32 multi-PHY (MPHY) operation ■ Shared UTOPIA mode ■ Egress SDRAM buffer support to expand UTOPIA


    Original     		PDF T8207 PB01-166DLC PB00-117DLC) T8207 application of microprocessor in traffic signals

    R36W

    Abstract: lnk303 samsung ltn LD3130 CRC10 MXT3010 R44-R47 M 8012 R54-R55 t9354
    Text: MXT3010 Reference Manual Version 4.1 Order Number: 100108-05 October 1999 Copyright c 1999 by Maker Communications, Inc. All rights reserved. Printed in the United States of America. The information in this document is believed to be correct, however, the


    Original     		PDF MXT3010 16-bit MXT3010 R36W lnk303 samsung ltn LD3130 CRC10 R44-R47 M 8012 R54-R55 t9354

    77211

    Abstract: IDT77211 E800
    Text: 77211 Errata November 19, 1997 IDT 77211 Errata IDT 77211 Errata Item Number 1 2 3 4 5 Short Description Correction to 128K x 32 SRAM memory map Bus Park is not supported with random mod 1 Limitation in mixing TSRs with and without interrupt generation Early frame de-assertion on latency timer expiration


    Original     		PDF

    PM5349

    Abstract: No abstract text available
    Text: PM5349 S/UNI- 155-QUAD Preliminary Information Quad 155 Mbit/s ATM Physical Layer Device FEATURES ATM PROCESSOR synchronization status byte S1 GENERAL • Counts received section BIP-8 (B1), line BIP-24 (B2), and path BIP-8 (B3) errors, and line and path FEBEs


    Original     		PDF PM5349 155-QUAD BIP-24 Bellcore-GR-253 S/UNI-155-QUAD PMC-980863 PM5349

    WAC-185-B-X

    Abstract: WAC-021-C-X WAC-185-B DS2152 DS2154 DS2180A MT8980 PM73121 PM8318 WAC-021-C
    Text: Preliminary Data Sheet Long Form Data Sheet PMC-980620 PMC-Sierra, Inc. PM73121 AAL1gator II ,VVXH  AAL1 SAR Processor PM73121 AAL1gator II AAL1 Segmentation And Reassembly Processor DATA SHEET Preliminary Issue 1: June 1998 @


    Original     		PDF PMC-980620 PM73121 PM73121 WAC-185-B-X WAC-021-C-X WAC-185-B DS2152 DS2154 DS2180A MT8980 PM8318 WAC-021-C

    2am smd transistor

    Abstract: ALP 102 B4 i386ex intel tc55v2325ff application note scr tic 106 TC55V2325FF ATM622 alps ALP 102
    Text: ICs for Communications ATM Layer Processor ALP PXB 4350 E Version 1.1 Data Sheet 08.2000 DS 1 3;%  5HYLVLRQ +LVWRU\ &XUUHQW 9HUVLRQ  Previous Version: Preliminary Data Sheet 09.98 (DS 2 Page Page Subjects (major changes since last revision)


    Original     		PDF 87OPIA 2am smd transistor ALP 102 B4 i386ex intel tc55v2325ff application note scr tic 106 TC55V2325FF ATM622 alps ALP 102

    BV 17168

    Abstract: IFFT 208M D950 LBGA132 MPC850 STLC1510 STLC1511 STLC1512 G922
    Text: STLC1510 NorthenLite G.lite DMT Transceiver PRODUCT PREVIEW • ATM transport ■ Forward Error correction & interleaving ■ Framing & de-framing ■ DMT modulation and demodulation ■ Start-up & showtime control processing LBGA132 ORDERING NUMBER: STLC1510


    Original     		PDF STLC1510 LBGA132 STLC1510 STLC1511 12x12x1 BV 17168 IFFT 208M D950 LBGA132 MPC850 STLC1511 STLC1512 G922

    ESPC

    Abstract: MSDR SAA7174 R20 marking Upc 141 uPC 251 V17 marking code 110B CRC-10 MC92500
    Text: MOTOROLA Order this document by MC92501/D SEMICONDUCTOR TECHNICAL DATA MC92501 Advance Information ATM Cell Processor The ATM Cell Processor MC92501 is an Asynchronous Transfer Mode (ATM) layer device composed of dedicated high-performance ingress and egress cell


    Original     		PDF MC92501/D MC92501 MC92501) MC92501 MC92500/D, MC92501: ESPC MSDR SAA7174 R20 marking Upc 141 uPC 251 V17 marking code 110B CRC-10 MC92500

    Untitled

    Abstract: No abstract text available
    Text: TOSHIBA UTOPIA Multiplexer/ De-Multiplexer 1 9 9 T C 3 5 8 8 5 T B R e v i s i o n DAT A TOSHIBA AMERICA ELECTRONIC COMPONENTS, I NC 1. 1 BOOK 9 TO SH IB A Preliminary TC35885TB The contents of this technical data are su bject to change w itho ut advance notice due to


    OCR Scan     		PDF TC35885TB 256TBGA T-BGA256-2727-1 Af-Phy-0039

    FM TRANSMITTER CIRCUIT DIAGRAM

    Abstract: atm header-error-check multiple bit cell broadband single LOAD CELL ML53301 UTOPIA-11 laf 0001 for power supply of LCD monitor diagram
    Text: V f M L53301-98-08- 12.fm Page 1 Thursday, August 27, 1998 9:31 PM Table of Contents 1. D escription. 5


    OCR Scan     		PDF ML53301-98-08-12 FM TRANSMITTER CIRCUIT DIAGRAM atm header-error-check multiple bit cell broadband single LOAD CELL ML53301 UTOPIA-11 laf 0001 for power supply of LCD monitor diagram

    Untitled

    Abstract: No abstract text available
    Text: Â - ' PHY TC-PMD for 25.6 and 51.2 Mbps ATM Networks fffJSX Wdt) IDT77105 In teg rated D evice Technology, Inc. DESCRIPTION FEATURES • Performs the PHY-Transmission Convergence (TC) and Physical Media Dependent (PMD) Sublayer functions for 25.6 Mpbs and 51.2 Mbps ATM Networks


    OCR Scan     		PDF IDT77105 af-phy-0040 IDT77101 64-pin 25Mb/s 2S771 002EMDD

    traffic light controller microprocessor

    Abstract: focal cub Dynamic traffic light controller ALI-25 ALI-25C SALI-25C TXC-05802-TM1 cub vc 150 SERVICE MANUAL focal cub 2
    Text: ^ $ V \/IT C H ^ Technical Manual CellBus Bus - TABLE OF CONTENTS PAGE 1. Introduction 1.1 1.2 5 CellBus Bus Overview 6 CUBIT-Pro Overview 7 1.2.1 CUB IT-Pro Cell-Incoming Side Operation


    OCR Scan     		PDF TXC-05802-TM1 traffic light controller microprocessor focal cub Dynamic traffic light controller ALI-25 ALI-25C SALI-25C TXC-05802-TM1 cub vc 150 SERVICE MANUAL focal cub 2

    STM CL-80

    Abstract: acp ca14 AD10 AD14 TXC-05551
    Text: SARA-2 ATM Cell Processing 1C Device TXC-05551 DATA SHEET PRODUCT PREVIEW DESCRIPTION Test Access Port SARA-2 is a single-chip solution using feature/ application-specific microcode that performs complete segmentation and reassembly SAR for implementing


    OCR Scan     		PDF TXC-05551 SALI-25C TXC-05551 STM CL-80 acp ca14 AD10 AD14

    Untitled

    Abstract: No abstract text available
    Text: JUL 09 '93 09:ISAM MICROCHIP SEP 0 7 199? S s ^A M A / M TA4111Q ic r o c h ip PC Mouse and TVackball Controller IC FEATURES DESCRIPTION • Single chip two button mouse or trad<bail controller The MTA41110 is tite heartof a simple. low cost mouse or trackball solution. It can be configured »operate as


    OCR Scan     		PDF TA4111Q MTA41110