Part Number
    Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    S-PQFP-G52 PACKAGE Search Results

    S-PQFP-G52 PACKAGE Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    TPH9R00CQH
    Toshiba Electronic Devices & Storage Corporation MOSFET, N-ch, 150 V, 64 A, 0.009 Ohm@10V, SOP Advance / SOP Advance(N) Visit Toshiba Electronic Devices & Storage Corporation
    TPH1R306PL
    Toshiba Electronic Devices & Storage Corporation N-ch MOSFET, 60 V, 100 A, 0.00134 Ω@10 V, SOP Advance / SOP Advance(N) Visit Toshiba Electronic Devices & Storage Corporation
    TPH9R00CQ5
    Toshiba Electronic Devices & Storage Corporation N-ch MOSFET, 150 V, 64 A, 0.009 Ω@10 V, High-speed diode, SOP Advance / SOP Advance(N) Visit Toshiba Electronic Devices & Storage Corporation
    TPHR8504PL
    Toshiba Electronic Devices & Storage Corporation N-ch MOSFET, 40 V, 150 A, 0.00085 Ω@10 V, SOP Advance / SOP Advance(N) Visit Toshiba Electronic Devices & Storage Corporation
    TPH2R408QM
    Toshiba Electronic Devices & Storage Corporation MOSFET, N-ch, 80 V, 120 A, 0.00243 Ohm@10V, SOP Advance Visit Toshiba Electronic Devices & Storage Corporation

    S-PQFP-G52 PACKAGE Datasheets (2)

    Part ECAD Model Manufacturer Description Datasheet Type PDF PDF Size Page count
    S-PQFP-G52 Package
    Texas Instruments PLASTIC QUAD FLATPACK Original PDF 33.61KB 2
    S-PQFP-G52 Package
    Texas Instruments PLASTIC QUAD FLATPACK Original PDF 33.81KB 2

    S-PQFP-G52 PACKAGE Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    S-PQFP-G52 Package

    Abstract: MS-026
    Contextual Info: MECHANICAL DATA MPQF070 – JANUARY 1998 PLD S-PQFP-G52 PowerPAD PLASTIC QUAD FLATPACK (DIE DOWN) 0,38 0,22 0,65 39 0,13 M 27 40 26 52 14 Thermal Pad (see Note D) 0,13 NOM 1 13 7,80 TYP Gage Plane 10,20 SQ 9,80 12,20 SQ 11,80 0,25 0,15 0,05 1,05 0,95


    Original
    MPQF070 S-PQFP-G52) 4147701/A MS-026 S-PQFP-G52 Package MS-026 PDF

    MS-026

    Contextual Info: MECHANICAL DATA MPQF070 – JANUARY 1998 PLD S-PQFP-G52 PowerPAD PLASTIC QUAD FLATPACK (DIE DOWN) 0,38 0,22 0,65 39 0,13 M 27 40 26 52 14 Thermal Pad (see Note D) 0,13 NOM 1 13 7,80 TYP Gage Plane 10,20 SQ 9,80 12,20 SQ 11,80 0,25 0,15 0,05 1,05 0,95


    Original
    MPQF070 S-PQFP-G52) 4147701/A MS-026 PDF

    MS-026

    Contextual Info: MECHANICAL DATA MPQF069 – JANUARY 1998 PGP S-PQFP-G52 PowerPAD PLASTIC QUAD FLATPACK 0,38 0,22 0,65 39 0,13 M 27 40 26 52 14 Thermal Pad (see Note D) 0,13 NOM 1 13 7,80 TYP Gage Plane 10,20 SQ 9,80 12,20 SQ 11,80 0,25 0,15 0,05 1,05 0,95 0°– 7°


    Original
    MPQF069 S-PQFP-G52) 4147700/A MS-026 MS-026 PDF

    MS-026

    Contextual Info: MECHANICAL DATA MPQF069 – JANUARY 1998 PGP S-PQFP-G52 PowerPAD PLASTIC QUAD FLATPACK 0,38 0,22 0,65 39 0,13 M 27 40 26 52 14 Thermal Pad (see Note D) 0,13 NOM 1 13 7,80 TYP Gage Plane 10,20 SQ 9,80 12,20 SQ 11,80 0,25 0,15 0,05 1,05 0,95 0°– 7°


    Original
    MPQF069 S-PQFP-G52) 4147700/A MS-026 PDF

    Contextual Info: November 1996 ^ M lcro L in e a r ML511, ML511 R-Series 4, 6, 7, or 8-Channel Ferrite Read/Write Circuits GENERAL DESCRIPTION FEATURES The ML511 is a bipolar monolithic read/write circuit designed for use with center-tapped ferrite recording heads. The ML511 and ML511R are performance upgrades from the


    OCR Scan
    ML511, ML511 ML511R ML501 ML501R. 32R511/511R PDF

    BEL 187 PIN DIAGRAM

    Abstract: TX33 OF432
    Contextual Info: 3.3 VOLT TIME SLOT INTERCHANGE DIGITAL SWITCH WITH RATE MATCHING 16,384 X 16,384 CHANNELS • FEATURES: • • • • • • • • • • • • • • • Up to 64 serial input and output streams Maximum 16,384 x 16,384 channel non-blocking switching


    Original
    IDT72V73263 048Mb/s, 096Mb/s, 192Mb/s, 384Mb/s 768Mb/s D8-15 drw19 BB208-1) BEL 187 PIN DIAGRAM TX33 OF432 PDF

    OF450

    Abstract: BEL 187 PIN DIAGRAM bel 188 transistor OF622 IDT72V73273 rx36
    Contextual Info: 3.3 VOLT TIME SLOT INTERCHANGE ADVANCE INFORMATION DIGITAL SWITCH WITH RATE IDT72V73273 MATCHING 32,768 X 32,768 CHANNELS • FEATURES: • • • • • • • • • • • • • • • Up to 64 serial input and output streams Maximum 32,768 x 32,768 channel non-blocking switching


    Original
    IDT72V73273 048Mb/s, 096Mb/s, 192Mb/s, 384Mb/s 768Mb/s D8-15 drw19 BB208-1) OF450 BEL 187 PIN DIAGRAM bel 188 transistor OF622 IDT72V73273 rx36 PDF

    OF622

    Abstract: IDT72V73273 oe33 DLE60
    Contextual Info: 3.3 VOLT TIME SLOT INTERCHANGE DIGITAL SWITCH WITH RATE MATCHING 32,768 X 32,768 CHANNELS • FEATURES: • • • • • • • • • • • • • • • Up to 64 serial input and output streams Maximum 32,768 x 32,768 channel non-blocking switching


    Original
    048Mb/s, 096Mb/s, 192Mb/s, 384Mb/s 768Mb/s D8-15 drw19 BB208-1) DR208-1) OF622 IDT72V73273 oe33 DLE60 PDF

    STA210

    Abstract: TX56 OF590 0X28X Rx51
    Contextual Info: 3.3 VOLT TIME SLOT INTERCHANGE ADVANCE INFORMATION DIGITAL SWITCH WITH RATE IDT72V73263 MATCHING 16,384 X 16,384 CHANNELS • FEATURES: • • • • • • • • • • • • • • • Up to 64 serial input and output streams Maximum 16,384 x 16,384 channel non-blocking switching


    Original
    IDT72V73263 048Mb/s, 096Mb/s, 192Mb/s, 384Mb/s 768Mb/s A0-15 D8-15 drw19 STA210 TX56 OF590 0X28X Rx51 PDF

    TX323

    Abstract: BEL 187 PIN DIAGRAM CH123 A14B15
    Contextual Info: 3.3 VOLT TIME SLOT INTERCHANGE DIGITAL SWITCH WITH RATE MATCHING 32,768 X 32,768 CHANNELS • FEATURES: • • • • • • • • • • • • • • • Up to 64 serial input and output streams Maximum 32,768 x 32,768 channel non-blocking switching


    Original
    IDT72V73273 048Mb/s, 096Mb/s, 192Mb/s, 384Mb/s 768Mb/s D8-15 drw19 BB208-1) TX323 BEL 187 PIN DIAGRAM CH123 A14B15 PDF

    OF590

    Abstract: RX29 oe33 IDT72V73263 DLE35 OF622 BEL 187 PIN DIAGRAM bel 187 view
    Contextual Info: 3.3 VOLT TIME SLOT INTERCHANGE DIGITAL SWITCH WITH RATE MATCHING 16,384 X 16,384 CHANNELS • FEATURES: • • • • • • • • • • • • • • • Up to 64 serial input and output streams Maximum 16,384 x 16,384 channel non-blocking switching


    Original
    048Mb/s, 096Mb/s, 192Mb/s, 384Mb/s 768Mb/s D8-15 drw19 BB208-1) DR208-1) OF590 RX29 oe33 IDT72V73263 DLE35 OF622 BEL 187 PIN DIAGRAM bel 187 view PDF

    OF590

    Abstract: of550 bel 187 transistor bel 187 transistor diagram OF450 OF570 OF622 IDT72V73263 OEI32 DLE36
    Contextual Info: 3.3 VOLT TIME SLOT INTERCHANGE ADVANCE INFORMATION DIGITAL SWITCH WITH RATE IDT72V73263 MATCHING 16,384 X 16,384 CHANNELS • FEATURES: • • • • • • • • • • • • • • • Up to 64 serial input and output streams Maximum 16,384 x 16,384 channel non-blocking switching


    Original
    IDT72V73263 048Mb/s, 096Mb/s, 192Mb/s, 384Mb/s 768Mb/s D8-15 drw19 BB208-1) OF590 of550 bel 187 transistor bel 187 transistor diagram OF450 OF570 OF622 IDT72V73263 OEI32 DLE36 PDF

    Contextual Info: 3.3 VOLT TIME SLOT INTERCHANGE ADVANCE INFORMATION DIGITAL SWITCH WITH RATE IDT72V73273 MATCHING 32,768 X 32,768 CHANNELS • FEATURES: • • • • • • • • • • • • • • • Up to 64 serial input and output streams Maximum 32,768 x 32,768 channel non-blocking switching


    Original
    IDT72V73273 048Mb/s, 096Mb/s, 192Mb/s, 384Mb/s 768Mb/s A0-15 D8-15 drw19 PDF

    bel 187 transistor

    Abstract: bel 188 transistor OF422 IDT72V73273
    Contextual Info: 3.3 VOLT TIME SLOT INTERCHANGE DIGITAL SWITCH WITH RATE MATCHING 32,768 X 32,768 CHANNELS FEATURES: • • • • • • • • • • • • • • • • Up to 64 serial input and output streams Maximum 32,768 x 32,768 channel non-blocking switching


    Original
    048Mb/s, 096Mb/s, 192Mb/s, 384Mb/s 768Mb/s BB208-1) DR208-1) 72V73273 drw22 bel 187 transistor bel 188 transistor OF422 IDT72V73273 PDF

    OF570

    Contextual Info: 3.3 VOLT TIME SLOT INTERCHANGE DIGITAL SWITCH WITH RATE MATCHING 32,768 X 32,768 CHANNELS FEATURES: • • • • • • • • • • • • • • • • • • Up to 64 serial input and output streams Maximum 32,768 x 32,768 channel non-blocking switching


    Original
    048Mb/s, 096Mb/s, 192Mb/s, 384Mb/s 768Mb/s BB208-1) DR208-1) 72V73273 drw22 OF570 PDF

    OE33

    Abstract: bel 188 transistor IDT72V73263
    Contextual Info: 3.3 VOLT TIME SLOT INTERCHANGE DIGITAL SWITCH WITH RATE MATCHING 16,384 X 16,384 CHANNELS FEATURES: • • • • • • • • • • • • • • • • Up to 64 serial input and output streams Maximum 16,384 x 16,384 channel non-blocking switching


    Original
    048Mb/s, 096Mb/s, 192Mb/s, 384Mb/s 768Mb/s D8-15 drw19 BB208-1) DR208-1) OE33 bel 188 transistor IDT72V73263 PDF

    Contextual Info: 3.3 VOLT TIME SLOT INTERCHANGE DIGITAL SWITCH WITH RATE MATCHING 16,384 X 16,384 CHANNELS FEATURES: • • • • • • • • • • • • • • • • • • Up to 64 serial input and output streams Maximum 16,384 x 16,384 channel non-blocking switching


    Original
    048Mb/s, 096Mb/s, 192Mb/s, 384Mb/s 768Mb/s D8-15 drw19 BB208-1) DR208-1) PDF

    CDC7005

    Abstract: OPA695 THS4509 405C AD6645 ADS5424
    Contextual Info: ADS5424 www.ti.com SLWS157A − JANUARY 2005 − REVISED MAY 2005 14 Bit, 105 MSPS AnalogĆtoĆDigital Converter D 52 Pin HTQFP Package With Exposed FEATURES D 14 Bit Resolution D 105 MSPS Maximum Sample Rate D SNR = 74 dBc at 105 MSPS and 50-MHz IF D SFDR = 93 dBc at 105 MSPS and 50-MHz IF


    Original
    ADS5424 SLWS157A 50-MHz AD6644/45 -405C CDC7005 OPA695 THS4509 405C AD6645 ADS5424 PDF

    09-D2

    Abstract: RGB565 to rgb888 epson 16F8H T-1228 S2D13719 T-1227 Casio 1026 casio tft T14-22 T1205A
    Contextual Info: S2D13719 Mobile Graphics Engine Hardware Functional Specification Document Number: X59A-A-002-01 Status: Revision 1.2 Issue Date: 2008/10/27 SEIKO EPSON CORPORATION 2008. All Rights Reserved. Information in this document is subject to change without notice. You may download and use this document, but only for your own use in


    Original
    S2D13719 X59A-A-002-01 PQFP22-208 X59A-A-002-00 S2D13719 S1D13719 S1D13719 09-D2 RGB565 to rgb888 epson 16F8H T-1228 T-1227 Casio 1026 casio tft T14-22 T1205A PDF

    DL05L

    Abstract: lm 739 dl051d ODCSXE04 180 nm CMOS standard cell library AMI DL021D M91C360 ami 0.6 micron micron37 ami equivalent gates
    Contextual Info: Library Characteristics AMI AMERICAN MICROSYSTEMS, INC Description • Cost driven architecture: - Offers both 2 and 3 level metal interconnect to provide the lowest user cost for the number of gates and pads required. - Compiled memory blocks on standard cells are


    OCR Scan
    2Kx32 16Kx32 256x16 R04cwxyz, R06cwxyz 4D55c DL05L lm 739 dl051d ODCSXE04 180 nm CMOS standard cell library AMI DL021D M91C360 ami 0.6 micron micron37 ami equivalent gates PDF